Two novel multiway circuit partitioning algorithms using relaxed locking

被引:22
作者
Dasdan, A [1 ]
Aykanat, C [1 ]
机构
[1] BILKENT UNIV, DEPT COMP ENGN & INFORMAT SCI, ANKARA, TURKEY
关键词
iterative improvement; Kernighan-Lin-based algorithms; move-based partitioning; multiway circuit partitioning; relaxed locking; very large scale integration (VLSI);
D O I
10.1109/43.573831
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
All the previous Kernighan-Lin-based (KL-based) circuit partitioning algorithms employ the locking mechanism, which enforces each cell to move exactly once per pass. In this paper, we propose two novel approaches for multiway circuit partitioning to overcome this limitation. Our approaches allow each cell to move more than once. Our first approach still uses the locking mechanism but in a relaxed way. It introduces the phase concept such that each pass can include more than one phase, and a phase can include at most one move of each cell. Our second approach does not use the locking mechanism at all. It introduces the mobility concept such that each cell can move as freely as allowed by its mobility. Each approach leads to KL-based generic algorithms whose parameters can be set to obtain algorithms with different performance characteristics. We generated three versions of each generic algorithm and evaluated them on a subset of common benchmark circuits in comparison with Sanchis' algorithm (FMS) and the simulated annealing algorithm (SA). Experimental results show that our algorithms are efficient, they outperform FMS significantly, and they perform comparably to SA. Our algorithms perform relatively better as the number of parts in the partition increases as well as the density of the circuit decreases. This paper also provides guidelines for good parameter settings for the generic algorithms.
引用
收藏
页码:169 / 178
页数:10
相关论文
共 21 条
  • [1] RECENT DIRECTIONS IN NETLIST PARTITIONING - A SURVEY
    ALPERT, CJ
    KAHNG, AB
    [J]. INTEGRATION-THE VLSI JOURNAL, 1995, 19 (1-2) : 1 - 81
  • [2] [Anonymous], 1979, Computers and Intractablity: A Guide to the Theoryof NP-Completeness
  • [3] GRAPH BISECTION ALGORITHMS WITH GOOD AVERAGE CASE BEHAVIOR
    BUI, TN
    CHAUDHURI, S
    LEIGHTON, FT
    SIPSER, M
    [J]. COMBINATORICA, 1987, 7 (02) : 171 - 191
  • [4] DASDAN A, 1996, BUCEIS9609 BILK U
  • [5] A PROCEDURE FOR PLACEMENT OF STANDARD-CELL VLSI CIRCUITS
    DUNLOP, AE
    KERNIGHAN, BW
    [J]. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1985, 4 (01) : 92 - 98
  • [6] Fiduccia C. M., 1982, P IEEE ACM DES AUT C, P175, DOI DOI 10.1109/DAC.1982.1585498
  • [7] BOUNDS FOR CERTAIN MULTIPROCESSING ANOMALIES
    GRAHAM, RL
    [J]. BELL SYSTEM TECHNICAL JOURNAL, 1966, 45 (09): : 1563 - +
  • [8] HAGEN LW, 1995, EURO-DAC '95 - EUROPEAN DESIGN AUTOMATION CONFERENCE WITH EURO-VHDL, PROCEEDINGS, P144, DOI 10.1109/EURDAC.1995.527400
  • [9] HOFFMANN AG, 1994, P IEEE INT S CIRC SY, P173
  • [10] OPTIMIZATION BY SIMULATED ANNEALING - AN EXPERIMENTAL EVALUATION .1. GRAPH PARTITIONING
    JOHNSON, DS
    ARAGON, CR
    MCGEOCH, LA
    SCHEVON, C
    [J]. OPERATIONS RESEARCH, 1989, 37 (06) : 865 - 892