Tantalum-gate thin-film SOI nMOS and pMOS for low-power applications

被引:29
作者
Shimada, H [1 ]
Hirano, Y [1 ]
Ushiki, T [1 ]
Ino, K [1 ]
Ohmi, T [1 ]
机构
[1] TOHOKU UNIV,GRAD SCH ENGN,DEPT ELECT ENGN,SENDAI,MIYAGI 98077,JAPAN
关键词
D O I
10.1109/16.641359
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The threshold voltages of thin-film fully-depleted silicon-on-insulator (FDSOI) nMOS and pMOS have been controlled by employing tantalum (Ta) as the gate materials. Ta-gate FDSOI MOSFET's have excellent threshold voltage control for 1.0 V application on low impurity concentration SOI layers in both nMOS and pMOS. The low-temperature processing after the gate oxidation step leads to good on/off characteristics in Ta-gate SOI MOSFET's because of no reaction between Ta gate electrode and SiO2 gate insulator. This technology makes it possible to drastically decrease the number of the process steps for CMOS fabrication, because the same gate material is available for both nMOS and pMOS.
引用
收藏
页码:1903 / 1907
页数:5
相关论文
共 17 条
[1]   DESIGN CONSIDERATIONS FOR THIN-FILM SOI CMOS DEVICE STRUCTURES [J].
AOKI, T ;
TOMIZAWA, M ;
YOSHII, A .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1989, 36 (09) :1725-1731
[2]  
COLINGE JP, 1995, IEEE ELECT DEVICES, V42, P187
[3]  
COLINGE JP, 1991, SILICON INSULATOR TE
[4]  
HWANG JM, 1992, P TECH DIG IEDM, P345
[5]  
SHAHIDI GG, 1993, P DIG PAP S VLSI TEC, P27
[6]   ENHANCEMENT OF RESOLUTION AND LINEARITY-CONTROL OF CONTACT-HOLE RESIST PATTERNS WITH SURFACE-ACTIVE DEVELOPER [J].
SHIMADA, H ;
SHIMOMURA, S ;
AU, R ;
MIYAWAKI, M ;
OHMI, T .
IEEE TRANSACTIONS ON SEMICONDUCTOR MANUFACTURING, 1994, 7 (03) :389-393
[7]  
SHIMADA H, 1995, P TECH DIG IEDM, P881
[8]  
SHIMADA H, 1995, P 1995 IEEE INT SOI, P96
[9]   INCREASED DRAIN SATURATION CURRENT IN ULTRA-THIN SILICON-ON-INSULATOR (SOI) MOS-TRANSISTORS [J].
STURM, JC ;
TOKUNAGA, K ;
COLINGE, JP .
IEEE ELECTRON DEVICE LETTERS, 1988, 9 (09) :460-463
[10]  
SU LT, 1995, P EXT ABSTR 1995 INT, P542