Bit-selective read and write with coincident current scheme in spin-valve/diode MRAM cells

被引:7
作者
Boeve, H [1 ]
Das, J [1 ]
Bruynseraede, C [1 ]
De Boeck, J [1 ]
Borghs, G [1 ]
机构
[1] IMEC VZW, Louvain, Belgium
关键词
D O I
10.1049/el:19981250
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
An array of magnetic memory cells, each consisting of a spin-valve structure in series with a GaAs diode, is demonstrated. Bit-addressability in the matrix, based on a DRAM-like floor plan, is proved for both write and read operations using a coincident current scheme. By implementing a series diode in the memory cell, read signals up to 10mV were measured.
引用
收藏
页码:1754 / 1755
页数:2
相关论文
共 9 条
[1]   Area scaling of planar ferromagnetic tunnel junctions: From shadow evaporation to lithographic microfabrication [J].
Boeve, H ;
van de Veerdonk, RJM ;
Dutta, B ;
De Boeck, J ;
Moodera, JS ;
Borghs, G .
JOURNAL OF APPLIED PHYSICS, 1998, 83 (11) :6700-6702
[2]   1-MB MEMORY CHIP USING GIANT MAGNETORESISTIVE MEMORY CELLS [J].
BROWN, JL ;
POHM, AV .
IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY PART A, 1994, 17 (03) :373-379
[3]   MAGNETORESISTIVE MEMORY TECHNOLOGY [J].
DAUGHTON, JM .
THIN SOLID FILMS, 1992, 216 (01) :162-168
[4]   Magnetic tunneling applied to memory [J].
Daughton, JM .
JOURNAL OF APPLIED PHYSICS, 1997, 81 (08) :3758-3763
[5]  
Gallagher W. J., 1997, U. S. Patent, Patent No. [5,640,343, 5640343]
[6]   Microstructured magnetic tunnel junctions [J].
Gallagher, WJ ;
Parkin, SSP ;
Lu, Y ;
Bian, XP ;
Marley, A ;
Roche, KP ;
Altman, RA ;
Rishton, SA ;
Jahnes, C ;
Shaw, TM ;
Xiao, G .
JOURNAL OF APPLIED PHYSICS, 1997, 81 (08) :3741-3746
[7]   Exchange-biased spin-valves for magnetic storage [J].
Kools, JCS .
IEEE TRANSACTIONS ON MAGNETICS, 1996, 32 (04) :3165-3184
[8]   Novel spin-valve memory architecture [J].
Melo, LV ;
Rodrigues, LM ;
Freitas, PP .
IEEE TRANSACTIONS ON MAGNETICS, 1997, 33 (05) :3295-3297
[9]  
Wang ZG, 1996, IEEE T MAGN, V32, P520, DOI 10.1109/20.486542