3V low noise amplifier implemented using a 0.8 mu m CMOS process with three metal layers for 900MHz operation

被引:13
作者
Ho, YC
Biyani, M
Colvin, J
Smithhisler, C
O, K
机构
[1] University of Florida, Dept. of Elec. and Comp. Engineering, 316 Larsen Hall, Gainesville, FL 32611
关键词
CMOS integrated circuits; amplifiers;
D O I
10.1049/el:19960821
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A 3V CMOS low noise amplifier (LNA) was implemented in a 0.8 mu m CMOS process. This is the first CMOS amplifier which integrates input and output matching networks and integrated inductors formed using a conventional process. The LNA achieves a power gain of 14.3 dB and a noise figure of 4.5 dB, with a centre frequency of 820 MHz.
引用
收藏
页码:1191 / 1193
页数:3
相关论文
共 3 条
[1]   LARGE SUSPENDED INDUCTORS ON SILICON AND THEIR USE IN A 2-MU-M CMOS RF AMPLIFIER [J].
CHANG, JYC ;
ABIDI, AA ;
GAITAN, M .
IEEE ELECTRON DEVICE LETTERS, 1993, 14 (05) :246-248
[2]   DESIGN OF PLANAR RECTANGULAR MICROELECTRONIC INDUCTORS [J].
GREENHOUSE, HM .
IEEE TRANSACTIONS ON PARTS HYBRIDS AND PACKAGING, 1974, PH10 (02) :101-109
[3]  
[No title captured]