FPGA implementation of digital controller for DC-DC buck converter

被引：14

作者：

Milanovic, M ^{[1
]}

Truntic, M ^{[1
]}

Slibar, P ^{[1
]}

机构：

[1] Univ Maribor, FERI, SLO-2000 Maribor, Slovenia

来源：

Fifth International Workshop on System-on-Chip for Real-Time Applications, Proceedings | 2005年

关键词：

D O I：

10.1109/IWSOC.2005.67

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

This paper describes a complete digital controlled dc-dc buck converter performed by FPGA circuitry. All tasks as are analog to digital conversion, control algorithm and pulse width modulation were implemented in the FPGA. This approach enables high-speed dynamic response and programmability of the controller without external passive components and more the controller structure could be changed from linear to non-linear easily also without external components. The applied algorithm enables the switching frequency of 100 kHz.

引用

页码：439 / 443

页数：5

共 9 条

[1]

CUK S, 1981, ADV SWITCHING MODE P, V2

[2] Concurrent and simple digital controller of an AC/DC converter with power factor correction based on an FPGA [J].

de Castro, A ;

Zumel, P ;

García, O ;

Riesgo, T ;

Uceda, J .

IEEE TRANSACTIONS ON POWER ELECTRONICS, 2003, 18 (01) :334-343

[3]

GLEICH D, 2004, 2004 IEEE ISCAS, V5, P944

[4]

Middlebrook R. D., 1976, PESC 76, P19

[5]

PATELLA BJ, 2002, IEEE APEC

[6]

Prodic A., 2001, IEEE IECON

[7] ON LIMIT-CYCLES AND THE DESCRIBING FUNCTION-METHOD IN PERIODICALLY SWITCHED CIRCUITS [J].

SANDERS, SR .

IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-FUNDAMENTAL THEORY AND APPLICATIONS, 1993, 40 (09) :564-572

[8]

SO WC, 1996, IEEE T POWER ELECT, V11

[9]

UTKIN VI, IEEE T AUTOMATIC CON, V22, P2121

← 1 →