Optimal design of a CMOS op-amp via geometric programming

被引:333
作者
Hershenson, MD [1 ]
Boyd, SP
Lee, TH
机构
[1] Barcelona Design Inc, Sunnyvale, CA 94086 USA
[2] Stanford Univ, Dept Elect Engn, Stanford, CA 94305 USA
关键词
circuit optimization; CMOS analog integrated circuits; design automation; geometric programming; mixed analog-digital integrated circuits; operational amplifiers;
D O I
10.1109/43.905671
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
We describe a new method for determining component values and transistor dimensions for CMOS operational amplifiers (op-amps). We observe that a wide variety of design objectives and constraints have a special form, i.e., they are posynomial functions of the design variables. As a result, the amplifier design problem can be expressed as a special form of optimization problem called geometric programming, for which very efficient global optimization methods have been developed. As a consequence we can efficiently determine globally optimal amplifier designs or globally optimal tradeoffs among competing performance measures such as power, open-loop gain, and bandwidth. Our method, therefore, yields completely automated sizing of (globally) optimal CMOS amplifiers, directly from specifications. In this paper, we apply this method to a specific widely used operational amplifier architecture, showing in detail how to formulate the design problem as a geometric program. We compute globally optimal tradeoff curves relating performance measures such as power dissipation, unity-gain bandwidth, and open-loop gain. We show how the method can be used to size robust designs, i.e., designs guaranteed to meet the specifications for a variety of process conditions and parameters.
引用
收藏
页码:1 / 21
页数:21
相关论文
共 103 条
[1]  
AGUIRRE MA, 1994, 1994 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 1, pA375
[2]   AN IMPROVED FREQUENCY COMPENSATION TECHNIQUE FOR CMOS OPERATIONAL-AMPLIFIERS [J].
AHUJA, BK .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1983, 18 (06) :629-633
[3]  
ALLEN PE, 1987, CMOS ANAL CIRCUIT DE
[4]  
[Anonymous], STUDIES APPL MATH
[5]  
[Anonymous], LANCELOT FORTRAN PAC
[6]  
[Anonymous], 1971, ENG DESIGN GEOMETRIC
[7]   Trends in CAD of analog ICs [J].
Antao, BAA .
IEEE CIRCUITS AND DEVICES MAGAZINE, 1996, 12 (05) :31-41
[8]  
ANTREICH K, 1991, P IEEE ICCAD, P166
[9]   A SWITCHED-CAPACITOR FILTER SILICON COMPILER [J].
ASSAEL, J ;
SENN, P ;
TAWFIK, MS .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1988, 23 (01) :166-174
[10]  
Avriel M., 1975, International Journal for Numerical Methods in Engineering, V9, P149, DOI 10.1002/nme.1620090112