Zero-Sequence Circulating Current Reduction Method for Parallel HEPWM Inverters Between AC Bus and DC Bus

被引:109
作者
Chen, Tsung-Po [1 ]
机构
[1] Oriental Inst Technol, Dept Elect Engn, Taipei 220, Taiwan
关键词
Harmonic elimination; inverter; microgrid; parallel; zero-sequence circulating current; HARMONIC-ELIMINATION; PWM; MODULATION; OPERATION; STRATEGY;
D O I
10.1109/TIE.2011.2106102
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
In this paper, a real-time circulating current reduction method for parallel harmonic-elimination pulsewidth modulation (HEPWM) inverters is proposed. HEPWM techniques are often used in high-capacity inverters. For instance, in a hybrid microgrid, the inverters are employed to transfer power between the dc and ac buses. If the inverters are in parallel operation, the zero-sequence path can be established, and the zero-sequence circulating current will circulate among the inverters. The proposed method installs a cascade null-vector control system behind the conventional three-phase HEPWM modulator. The proposed null-vector control system can be disabled to save switching losses when the zero-sequence circulating current is small, whereas it can be enabled when the zero-sequence circulating current becomes large. The proposed method does not affect the line-to-line voltage waveforms of HEPWM inverters, and it can easily enable/disable the null-vector control system to provide bumpless transfer. Compared with the conventional HEPWM with zero-sequence harmonics elimination, the proposed method can provide an extra 15% modulation index range. Results that were obtained from both simulation and experiments confirmed the performance and effectiveness of the proposed method.
引用
收藏
页码:290 / 300
页数:11
相关论文
共 35 条
[1]   Multiple sets of solutions for harmonic elimination PWM bipolar waveforms: Analysis and experimental verification [J].
Agelidis, VG ;
Balouktsis, A ;
Balouktsis, I ;
Cossar, C .
IEEE TRANSACTIONS ON POWER ELECTRONICS, 2006, 21 (02) :415-421
[2]   Comparison of pulse-width-modulation control strategies for three-phase inverter systems [J].
Bowes, S. R. ;
Holliday, D. .
IEE PROCEEDINGS-ELECTRIC POWER APPLICATIONS, 2006, 153 (04) :575-584
[3]   REGULAR-SAMPLED HARMONIC-ELIMINATION PWM CONTROL OF INVERTER DRIVES [J].
BOWES, SR ;
CLARK, PR .
IEEE TRANSACTIONS ON POWER ELECTRONICS, 1995, 10 (05) :521-531
[4]   Novel space-vector-based harmonic elimination inverter control [J].
Bowes, SR ;
Grewal, SS .
IEEE TRANSACTIONS ON INDUSTRY APPLICATIONS, 2000, 36 (02) :549-557
[5]   Optimal Use of Zero Vectors for Minimizing the Output Current Distortion in Matrix Converters [J].
Casadei, Domenico ;
Serra, Giovanni ;
Tani, Angelo ;
Zarri, Luca .
IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 2009, 56 (02) :326-336
[6]   COMBINATION VOLTAGE-CONTROLLED AND CURRENT-CONTROLLED PWM INVERTERS FOR UPS PARALLEL OPERATION [J].
CHEN, JF ;
CHU, CL .
IEEE TRANSACTIONS ON POWER ELECTRONICS, 1995, 10 (05) :547-558
[7]  
Chen T.-P., 2010, P INT C TECHN INN SM, P160
[8]   Dual-Modulator Compensation Technique for Parallel Inverters Using Space-Vector Modulation [J].
Chen, Tsung-Po .
IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 2009, 56 (08) :3004-3012
[9]   Common-Mode Ripple Current Estimator for Parallel Three-Phase Inverters [J].
Chen, Tsung-Po .
IEEE TRANSACTIONS ON POWER ELECTRONICS, 2009, 24 (5-6) :1330-1339
[10]   Current limitation control for multi-module parallel operation of UPS inverters [J].
Chiang, SJ ;
Lin, CH ;
Yen, CY .
IEE PROCEEDINGS-ELECTRIC POWER APPLICATIONS, 2004, 151 (06) :752-757