SLOB: A switch with large optical buffers for packet switching

被引:136
作者
Hunter, DK [1 ]
Cornwell, WD [1 ]
Gilfedder, TH [1 ]
Franzen, A [1 ]
Andonovic, I [1 ]
机构
[1] Univ Strathclyde, Dept Elect & Elect Engn, Glasgow G1 1XW, Lanark, Scotland
基金
英国工程与自然科学研究理事会;
关键词
buffer memories; communication switching; optical fiber communication; optical fiber delay lines; modeling; packet switching; photonic switching systems;
D O I
10.1109/50.721059
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Recently, optical packet switch architectures, composed of devices such as optical switches, fiber delay lines, and passive couplers, have been proposed to overcome the electromagnetic interference (EMI), pinout and interconnection problems that would be encountered in future large electronic switch cores. However, attaining the buffer size (buffer depth) in optical packet switches required in practice is a major problem; in this paper, a new solution is presented. An architectural concept is;discussed and justified mathematically that relies on cascading many small switches to form a bigger switch with a larger buffer depth. The number of cascaded switches is proportional to the logarithm of the buffer depth, providing an economical and feasible hardware solution. Packet loss performance, control and buffer dimensioning are considered. The optical performance is also modeled, demonstrating the feasibility of buffer depths of several thousand, as required for bursty traffic.
引用
收藏
页码:1725 / 1736
页数:12
相关论文
共 25 条
[1]  
BOSTICA B, 1992, P 14 INT SWITCH S YO
[2]  
CALZAVARA M, 1994, P OFC 94, P195
[3]  
CHAIRONI D, P ECOC 96, P127
[4]  
CHIARONI D, 1998, P ECOC 98
[5]  
CHIARONI D, 1993, P OFC 93, P93
[6]  
Choi Y, 1996, IEICE T COMMUN, VE79B, P560
[7]  
CINATO P, 1989, P OSA TOP M PHOT SWI
[8]   INTEGRATED-OPTICS N X N MULTIPLEXER ON SILICON [J].
DRAGONE, C ;
EDWARDS, CA ;
KISTLER, RC .
IEEE PHOTONICS TECHNOLOGY LETTERS, 1991, 3 (10) :896-899
[9]  
DUPRAZ J, 1994, P ECOC 94, P555
[10]  
*FIJ LTD, 1996, CE61 SER DAT SHEET