Negative bias temperature instability: Road to cross in deep submicron silicon semiconductor manufacturing

被引:756
作者
Schroder, DK [1 ]
Babcock, JA
机构
[1] Arizona State Univ, Dept Elect Engn, Tempe, AZ 85287 USA
[2] Arizona State Univ, Ctr Low Power Elect, Tempe, AZ 85287 USA
[3] PDF Solut Inc, Richardson, TX 75082 USA
关键词
D O I
10.1063/1.1567461
中图分类号
O59 [应用物理学];
学科分类号
摘要
We present an overview of negative bias temperature instability (NBTI) commonly observed in p-channel metal-oxide-semiconductor field-effect transistors when stressed with negative gate voltages at elevated temperatures. We discuss the results of such stress on device and circuit performance and review interface traps and oxide charges, their origin, present understanding, and changes due to NBTI. Next we discuss the effects of varying parameters (hydrogen, deuterium, nitrogen, nitride, water, fluorine, boron, gate material, holes, temperature, electric field, and gate length) on NBTI. We conclude with the present understanding of NBTI and its minimization. (C) 2003 American Institute of Physics.
引用
收藏
页码:1 / 18
页数:18
相关论文
共 103 条
[1]  
Abadeer W. W., 2001, IEEE Transactions on Device and Materials Reliability, V1, P60, DOI 10.1109/7298.946460
[2]   Absolute total cross sections for electron-stimulated desorption of hydrogen and deuterium from silicon(111) measured by second harmonic generation [J].
Albert, MM ;
Tolk, NH .
PHYSICAL REVIEW B, 2001, 63 (03)
[3]  
[Anonymous], 1998, Intel Technology Journal
[4]   MECHANISM OF NEGATIVE-BIAS-TEMPERATURE INSTABILITY [J].
BLAT, CE ;
NICOLLIAN, EH ;
POINDEXTER, EH .
JOURNAL OF APPLIED PHYSICS, 1991, 69 (03) :1712-1720
[5]   TIME-DEPENDENCE OF RADIATION-INDUCED INTERFACE TRAP FORMATION IN METAL-OXIDE-SEMICONDUCTOR DEVICES AS A FUNCTION OF OXIDE THICKNESS AND APPLIED FIELD [J].
BROWN, DB ;
SAKS, NS .
JOURNAL OF APPLIED PHYSICS, 1991, 70 (07) :3734-3747
[6]   Threshold voltage control in buried-channel MOSFETs [J].
Bulucea, C ;
Kerr, D .
SOLID-STATE ELECTRONICS, 1997, 41 (09) :1345-1354
[7]  
BUNYAN RJT, 1992, IEEE SOI C, P130
[8]  
CHAPARALA P, 2000, 95 IRW
[9]  
CHEN Y, 2001, 41 IRW
[10]   Deuterium passivation of interface traps in MOS devices [J].
Cheng, KG ;
Hess, K ;
Lyding, JW .
IEEE ELECTRON DEVICE LETTERS, 2001, 22 (09) :441-443