Impact of process scaling on 1/f noise in advanced CMOS technologies

被引：39

作者：

Knitel, MJ ^{[1
]}

Woerlee, PH ^{[1
]}

Scholten, AJ ^{[1
]}

Zegers-Van Duijnhoven, ATA ^{[1
]}

机构：

[1] Philips Res Labs, NL-5656 AA Eindhoven, Netherlands

来源：

INTERNATIONAL ELECTRON DEVICES MEETING 2000, TECHNICAL DIGEST | 2000年

关键词：

D O I：

10.1109/IEDM.2000.904356

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

The influence of the gate-oxide thickness, the substrate dope, and the gate bias on the input-referred spectral l/f noise density Sv(gate) has been experimentally investigated. It is shown that the dependence on the oxide thickness and the gate bias can be described by the model of Hung, and that Sv(gate) can be predicted for future technologies. Discrepancies with the ITRS roadmap are discussed.

引用

页码：463 / 466

页数：4

共 9 条

[1]

BREDERLOW R, 1998, 28 EUR SOL STAT DEV, P472

[2] FLICKER NOISE IN CMOS TRANSISTORS FROM SUBTHRESHOLD TO STRONG INVERSION AT VARIOUS TEMPERATURES [J].

CHANG, JM ;

ABIDI, AA ;

VISWANATHAN, CR .

IEEE TRANSACTIONS ON ELECTRON DEVICES, 1994, 41 (11) :1965-1971

[3] IMPACT OF SCALING DOWN ON LOW-FREQUENCY NOISE IN SILICON MOS-TRANSISTORS [J].

GHIBAUDO, G ;

ROUXDITBUISSON, O ;

BRINI, J .

PHYSICA STATUS SOLIDI A-APPLIED RESEARCH, 1992, 132 (02) :501-507

[4] A PHYSICS-BASED MOSFET NOISE MODEL FOR CIRCUIT SIMULATORS [J].

HUNG, KK ;

KO, PK ;

HU, C ;

CHENG, YC .

IEEE TRANSACTIONS ON ELECTRON DEVICES, 1990, 37 (05) :1323-1333

[5]

Kimijima H., 1999, 1999 Symposium on VLSI Technology. Digest of Technical Papers (IEEE Cat. No.99CH36325), P119, DOI 10.1109/VLSIT.1999.799372

[6]

Tiemeijer LF, 1999, ANALOG CIRCUIT DESIGN, P129

[7]

VANHEIJNINGEN M, 1998, 28 EUR SOL STAT DEV, P468

[8]

1997, NATL TECHNOLOGY ROAD

[9]

1999, INTL TECHNOLOGY ROAD

← 1 →