CMOS current-mode pseudo-exponential function circuit

被引：47

作者：

Vlassis, S ^{[1
]}

机构：

[1] Aristotle Univ Thessaloniki, Dept Phys, Elect Lab, GR-54006 Thessaloniki, Greece

来源：

ELECTRONICS LETTERS | 2001年 / 37卷 / 08期

关键词：

D O I：

10.1049/el:20010357

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

A current-mode analogue circuit that implements a pseudo-exponential function is proposed. The design of the circuit is based on Taylor's series approximation, using MOS transistors in the saturation region. The advantages of this circuit is that the output current presents a very low temperature coefficient (TC) and is also immune to the body-effect. Simulation and experimental results show that the circuit offers a maximum output range of similar to 30dB, with an error of less than 1dB and TC = -233ppm/degreesC.

引用

页码：471 / 472

页数：2

共 5 条

[1]

CHANG CC, 1996, IEEE T CIRCUITS-II, V47, P1318

[2] A LOW-POWER CMOS VGA FOR 50 MB/S DISK-DRIVE READ CHANNELS [J].

HARJANI, R .

IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-ANALOG AND DIGITAL SIGNAL PROCESSING, 1995, 42 (06) :370-376

[3]

Huang PC, 1998, ISCAS '98 - PROCEEDINGS OF THE 1998 INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-6, P285, DOI 10.1109/ISCAS.1998.704417

[4] A low-voltage low-power wide-range CMOS variable gain amplifier [J].

Motamed, A ;

Hwang, C ;

Ismail, M .

IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-ANALOG AND DIGITAL SIGNAL PROCESSING, 1998, 45 (07) :800-811

[5] The design of log-domain filters based on the operational simulation of LC ladders [J].

Perry, D ;

Roberts, GW .

IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-ANALOG AND DIGITAL SIGNAL PROCESSING, 1996, 43 (11) :763-774

← 1 →