Silicon-On-Diamond layer integration by wafer bonding technology

被引:26
作者
Rabarot, M. [1 ]
Widiez, J. [1 ]
Saada, S. [2 ]
Mazellier, J. -P [3 ]
Lecouvey, C. [1 ]
Roussin, J. -C [1 ]
Dechamp, J. [1 ]
Bergonzo, P. [2 ]
Andrieu, F. [3 ]
Faynot, O. [3 ]
Deleonibus, S. [3 ]
Clavelier, L. [1 ]
Roger, J. P. [4 ]
机构
[1] CEA, LETI, MINATEC, Circuits & Thin Films Transfer Lab, F-38054 Grenoble, France
[2] CEA, LIST, Diamond Sensor Lab, F-91191 Gif Sur Yvette, France
[3] CEA, LETI, MINATEC, Adv Devices Lab, F-38054 Grenoble, France
[4] ESPCI ParisTech, Inst Langevin, CNRS UMR 7587, Lab Opt Physy, F-75231 Paris 05, France
关键词
SOD; Diamond wafer bonding; DPE; Smoothening diamond process; SUBSTRATE; FILMS;
D O I
10.1016/j.diamond.2010.01.049
中图分类号
T [工业技术];
学科分类号
120111 [工业工程];
摘要
In this study, Silicon-On-Diamond (SOD) micro-structures have been fabricated using either Smart Cut (TM) or bonded and Etched-Back Silicon On Insulator (BESOI) technology. Thanks to the development of an innovative smoothening process, polycrystalline diamond layers (C*) can be integrated as a buried oxide layer offering new opportunities in terms of thermal management. We describe different technological process flow investigations leading to SOD by bonding C* layer in the stack. As starting material we used poly-crystalline thin diamond films in the 200 nm to 7000 nm range of thickness. The C* is deposited by Chemical Vapour Deposition assisted by Microwave Plasma (MPCVD) onto various 50 mm wafers such as Si, SOI and polycrystalline silicon carbide (pSiC). As the roughness of the diamond layer is not directly compatible with a wafer bonding integration, an innovative smoothening process in 3 steps has been developed and named "DPE" for Deposition, Planarization and Etching. Using the DPE process, the roughness of 5 mu m thick diamond layer could be reduced from 50 to 3 nm RMS and down to 1.5 nm RMS for a thin 200 nm layer. In order to demonstrate the feasibility of a GaN on SOD micro-structure design for HEMT applications, layer transfers have been carried out by a bonding and thinning process from C*/Si bulk using oxide bonding layers. From thermal spreading efficiency consideration, new processes of fabrication of SOD/poly-SiC substrate are in progress involving BESOI or Si Smart Cut (TM) technologies and poly-Si bonding layer starting from C*/poly-SiC. Pure SOD substrate were also fabricated by using C*/SOI and poly-Si bonding layer in a BESOI technology. A thin active silicon layer (70 nm) of 50 mm diameter onto a 140 nm thick diamond BOX layer has been transferred on 200 mm diameter Si substrate for future MOSFET's devices demonstrations. Significant progress has been done in diamond layer integration by wafer bonding. (C) 2010 Elsevier B.V. All rights reserved.
引用
收藏
页码:796 / 805
页数:10
相关论文
共 20 条
[1]
Silicon-on-diamond - An engineered substrate for electronic applications [J].
Aleksov, A ;
Gobien, JM ;
Li, X ;
Prater, JT ;
Sitar, Z .
DIAMOND AND RELATED MATERIALS, 2006, 15 (2-3) :248-253
[2]
Beneyton R., 2019, ECS T, V3, P239, DOI 10.1149/1.2357074
[3]
BREWER PD, 2006, Patent No. 6858537
[4]
Smart-cut: A new silicon on insulator material technology based on hydrogen implantation and wafer bonding [J].
Bruel, M ;
Aspar, B ;
AubertonHerve, AJ .
JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS SHORT NOTES & REVIEW PAPERS, 1997, 36 (3B) :1636-1641
[5]
FELBINGER JG, 2009, 33 WOCSDICE MAL 17 2
[6]
FRANCIS D, 2007, CS MANT C AUST TEX M, V14
[7]
Goela JS, 2006, HIGH THERMAL CONDUCTIVITY MATERIALS, P199, DOI 10.1007/0-387-25100-6_7
[8]
GOSELE U, 2000, WAFER BONDING FLEXIB
[9]
Diamond as a unique high-tech electronic material: difficulties and prospects [J].
Kalish, Rafi .
JOURNAL OF PHYSICS D-APPLIED PHYSICS, 2007, 40 (20) :6467-6478
[10]
Mazellier JP, 2009, 2009 IEEE INTERNATIONAL SOI CONFERENCE, P141