Repeater block planning under simultaneous delay and transition time constraints

被引:11
作者
Sarkar, P [1 ]
Koh, CK [1 ]
机构
[1] Conexant Syst, Newport Beach, CA 92660 USA
来源
DESIGN, AUTOMATION AND TEST IN EUROPE, CONFERENCE AND EXHIBITION 2001, PROCEEDINGS | 2001年
关键词
D O I
10.1109/DATE.2001.915076
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
We present a solution to the problem of repeater block planning under both de[av and signal transition rime constraints for a given floorplan. Previous approaches have considered only meeting the target delay of a net. However, it has been observed that the repeater planning for meeting the delay target can cause signals on long interconnects to have very slow transition rates. Experimental results show that our new approach satisfies both timing constraints for an average of 79% of all global nets for six MCNC benchmark floorplans studied (ar 1GHz frequency), compared with an average of 22% for the repeater block planner in [11].
引用
收藏
页码:540 / 544
页数:5
相关论文
共 12 条
[1]  
Alpert C, 1997, DES AUT CON, P588, DOI 10.1145/266021.266291
[2]  
Alpert CJ, 1998, 1998 DESIGN AUTOMATION CONFERENCE, PROCEEDINGS, P362, DOI 10.1109/DAC.1998.724498
[3]  
Bakoglu H., 1990, CIRCUITS INTERCONNEC
[4]  
CHEN CP, 1999, P DES AUT C, P502
[5]  
*COLL BENCHM LAB, LAYOUT SYNTH 92 BENC
[6]   Performance optimization of VLSI interconnect layout [J].
Cong, J ;
He, L ;
Koh, CK ;
Madden, PH .
INTEGRATION-THE VLSI JOURNAL, 1996, 21 (1-2) :1-94
[7]  
CONG J, 1999, P INT C COMP AID DES, P358
[9]  
Madden P. H., 1999, Proceedings. 1999 International Symposium on Physical Design, P83, DOI 10.1145/299996.300030
[10]  
Sarkar P., 2000, Proceedings International Symposium on Physical Design, 2000. ISPD-2000, P186, DOI 10.1145/332357.332398