Design criteria for modified Zeta rectifier with reduced voltage stress and low effect on main

被引:4
作者
Sabzali, Ahmad J. [1 ]
Ismail, Esam H. [1 ]
Al-Saffar, Mustafa A. [1 ]
机构
[1] Coll Technol Studies, Dept Elect Engn, Hawalli 32041, Kuwait
关键词
Zeta (dual SEPIC) converter; power factor correction (PFC); low harmonic rectifier; power factor preregulator;
D O I
10.1016/j.enconman.2007.06.034
中图分类号
O414.1 [热力学];
学科分类号
摘要
A single switch low harmonic rectifier based on the Zeta converter, also known as dual of single ended primary inductance converter (dual SEPIC), is presented in this paper. By adding an extra diode in series with both inductors, new discontinuous current modes (DCM) are obtained. By selecting the right DCM, it is possible to design the rectifier such that the voltage on the intermediate dc-link capacitor is less than the output DC voltage. This will result in reduced voltage stress on the main power switch, as well as zero current switching at turn on. The operating principles are confirmed with computer simulation and experimental results. (C) 2007 Published by Elsevier Ltd.
引用
收藏
页码:157 / 168
页数:12
相关论文
共 23 条
[1]  
[Anonymous], 2001, 61000 IEC TSE
[2]  
[Anonymous], 1992, 5192014 IEEE
[3]  
BARBI I, 1990, IEEE APPL POW EL C A, P553
[4]  
BRKOVIC M, 1995, APPL POWER ELECT CO, P447, DOI 10.1109/APEC.1995.468986
[5]  
ERICKSON R, 1990, APPL POWER ELECT CO, P792, DOI 10.1109/APEC.1990.66382
[6]  
Erickson R. W., 2007, Fundamentals of power electronics
[7]  
JOVANOVIC MM, 1994, APPL POWER ELECT CO, P569, DOI 10.1109/APEC.1994.316347
[8]   DUAL SEPIC PWM SWITCHING-MODE DC/DC POWER CONVERTER [J].
JOZWIK, JJ ;
KAZIMIERCZUK, MK .
IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 1989, 36 (01) :64-70
[9]   Small-signal analysis and controller design for an isolated zeta converter with high power factor correction [J].
Lin, JL ;
Yang, SP ;
Lin, PW .
ELECTRIC POWER SYSTEMS RESEARCH, 2005, 76 (1-3) :67-76
[10]  
MADIGAN M, 1992, IEEE POWER ELECTRON, P1043, DOI 10.1109/PESC.1992.254769