A new compact neuron-bipolar junction transistor (νBJT) cellular neural network (CNN) structure with programmable large neighborhood symmetric templates for image processing

被引:15
作者
Wu, CY [1 ]
Yen, WC
机构
[1] Natl Chiao Tung Univ, Inst Elect, Hsinchu 30039, Taiwan
[2] Natl Chiao Tung Univ, Dept Elect Engn, Hsinchu, Taiwan
关键词
cellular neural network; nu BJT; large neighborhood;
D O I
10.1109/81.903184
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Based on the basic device physics of the neuron-bipolar junction transistor (nu BJT), a new compact cellular neural network (CNN) structure called the nu BJT CNN is proposed and analyzed. In the nu BJT CNN, both nu BJT and lambda bipolar transistor realized by parasitic p-n-p BJTs in the CMOS process are used to implement the neuron whereas the coupling MOS resistors are used to realize the symmetric synapse weights among various neurons. Thus it has the advantages of small chip area and high integration capability, Moreover, the proposed symmetric nu BJT CNN can be easily designed to achieve large neighborhood without extra interconnection. By adding a metal-layer optical window to the nu BJT, the nu BJT can be served as the phototransistor, and the nu BJT CNN can receive optical images as initial state inputs or external inputs. The correct functions of the nu BJT CNNs in noise removal, hole filling, and erosion have been successfully verified in HSPICE simulation. An experimental chip containing a 32 x 32 nu BJT CNN and a 16 x 16 nu BJT CNN with phototransistor design, has been designed and fabricated in 0.6-mum single-poly triple-metal n-well CMOS technology. The fabricated chips have the cell state transition time of 0.8 mus and the static power consumption of 60 muW/cell. The area density can be as high as 1270 cells/mm(2). The measurement results have also confirmed the correct functions of the proposed nu BJT CNNs.
引用
收藏
页码:12 / 27
页数:16
相关论文
共 31 条
[1]   Area efficient implementations of fixed-template CNN's [J].
Anguita, M ;
Pelayo, FJ ;
Rojas, I ;
Prieto, A .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-FUNDAMENTAL THEORY AND APPLICATIONS, 1998, 45 (09) :968-973
[2]   A low-power CMOS implementation of programmable CNN's with embedded photosensors [J].
Anguita, M ;
Pelayo, FJ ;
Fernandez, FJ ;
Prieto, A .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-FUNDAMENTAL THEORY AND APPLICATIONS, 1997, 44 (02) :149-153
[3]  
[Anonymous], 1998, WORLD SCI SERIES NON
[4]   VLSI design of optimization and image processing cellular neural networks [J].
Chou, EY ;
Sheu, BJ ;
Chang, RC .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-FUNDAMENTAL THEORY AND APPLICATIONS, 1997, 44 (01) :12-20
[5]  
CHUA LO, 1988, IEEE T CIRCUIT SYST, V35, P1147
[6]  
CROUNSE KR, 1993, IEEE T CIRCUITS-II, V40, P147
[7]  
CRUZ JM, 1998, ANALOG INTEGR CIRC S, V15, P3
[8]  
Dalla Betta G.F., 1993, IEEE T CIRCUITS-II, V40, P206
[9]   A 0.8-mu m CMOS two-dimensional programmable mixed-signal focal-plane array processor with on-chip binary imaging and instructions storage [J].
DominguezCastro, R ;
Espejo, S ;
RodriguezVazquez, A ;
Carmona, RA ;
Foldesy, P ;
Zarandy, A ;
Szolgay, P ;
Sziranyi, T ;
Roska, T .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1997, 32 (07) :1013-1026
[10]   SMART-PIXEL CELLULAR NEURAL NETWORKS IN ANALOG CURRENT-MODE CMOS TECHNOLOGY [J].
ESPEJO, S ;
RODRIGUEZVAZQUEZ, A ;
DOMINGUEZCASTRO, R ;
HUERTAS, JL ;
SANCHEZ-SINENCIO, E .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1994, 29 (08) :895-905