Robust PLL Algorithm for Three-Phase Grid-Connected Converters

被引:11
作者
Bellini, Armando [1 ]
Bifaretti, Stefano [1 ]
Iacovone, Vincenzo [1 ]
机构
[1] Univ Roma Tor Vergata, Dept Elect Engn, I-00133 Rome, Italy
关键词
Phase Locked Loop; Three-Phase Converter Control; Distributed Generation Systems; Active Power Filter; PHASE-LOCKED LOOP; SYNCHRONIZATION; SYSTEM;
D O I
10.1080/09398368.2010.11463774
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The estimation of the grid angle is a key factor in the control of many power electronics applications using grid-connected three-phase converters. The knowledge of the grid angle is required for different goals such as the synchronization of the voltage or current waveforms produced by the converter to the utility grid, the power flow management and the reduction of the transients generated on grid failures or on the reconnection of the converter. Generally, the grid voltages are polluted with harmonics and affected by amplitude unbalances; thus, oscillation on the grid angle signal can lead to an improper synchronization between the converter outputs and the grid voltages. To improve the synchronization, the paper proposes a robust PLL structure employing a prediction-correction filter based on a second-order linear and time-invariant observation model. Such filter is able to provide an accurate tracking of the grid voltage angle also in critical operating conditions. The paper describes also the implementation on a low cost fixed-point DSP controller and a comparison, obtained by simulation, with traditional filters. Finally, some significant experimental results validate the performances of the proposed approach.
引用
收藏
页码:22 / 30
页数:9
相关论文
共 22 条
[1]  
Arruda LN, 2001, IEEE IND APPLIC SOC, P2655, DOI 10.1109/IAS.2001.955993
[2]   Analysis and software implementation of a robust synchronizing PLL circuit based on the pq theory [J].
Barbosa Rolim, Luis Guilherme ;
Da Costa, Diogo Rodrigues, Jr. ;
Aredes, Mauricio .
IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 2006, 53 (06) :1919-1926
[3]   A digital filter for speed noise reduction in drives using an electromagnetic resolver [J].
Bellini, A ;
Bifaretti, S .
MATHEMATICS AND COMPUTERS IN SIMULATION, 2006, 71 (4-6) :476-486
[4]  
BELLINI A, 2005, P EPE 2005 DRESDEN G
[5]  
Bellini A., 2008, P 13 INT C POW EL MO
[6]  
Benhabib MC, 2005, EPE J, V15, P36
[7]   A phase tracking system for three phase utility interface inverters [J].
Chung, SK .
IEEE TRANSACTIONS ON POWER ELECTRONICS, 2000, 15 (03) :431-438
[8]   A new single-phase PLL structure based on second order generalized integrator [J].
Ciobotaru, Mihai ;
Teodorescu, Remus ;
Blaabjerg, Frede .
2006 IEEE POWER ELECTRONICS SPECIALISTS CONFERENCE, VOLS 1-7, 2006, :361-+
[9]   Running DFT-Based PLL Algorithm for Frequency, Phase, and Amplitude Tracking in Aircraft Electrical Systems [J].
Cupertino, Francesco ;
Lavopa, Elisabetta ;
Zanchetta, Pericle ;
Sumner, Mark ;
Salvatore, Luigi .
IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 2011, 58 (03) :1027-1035
[10]   A novel synchronization scheme for grid-connected converters by using adaptive linear optimal filter based PLL (ALOF-PLL) [J].
Han, Yang ;
Xu, Lin ;
Khan, Muhammad Mansoor ;
Yao, Gang ;
Zhou, Li-Dan ;
Chen, Chen .
SIMULATION MODELLING PRACTICE AND THEORY, 2009, 17 (07) :1299-1345