A single-chip 2.4-Gb/s CMOS optical receiver IC with low substrate cross-talk preamplifier

被引:21
作者
Tanabe, A
Soda, M
Nakahara, Y
Tamura, T
Yoshida, K
Furukawa, A
机构
[1] NEC Corp Ltd, Ultra LSI Res Lab, Kanagawa 2291198, Japan
[2] NEC Corp Ltd, C&C Media Res Labs, Opt Network Tech Grp, Kanagawa 2291198, Japan
[3] NEC Corp Ltd, ULSI Device Dev Labs, Kanagawa 2291198, Japan
关键词
analog-digital mixed circuit; CMOS; cross talk; optical communication;
D O I
10.1109/4.735558
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A single-chip 2.4-Gb/s CMOS optical-receiver IC has been realized for the first time using 0.15-mu m gate bulk CMOS. The chip integrates a preamplifier, an automatic gain control, a phase-locked loop, and a 1:8 demultiplexer, This circuit has achieved a low power consumption of 104 mW (at 2.4 Gb/s, V-DD = 2 V), which is much smaller than that of conventional GaAs field-effect transistors and Si bipolar IC's. The design methodology to reduce digital-to-analog substrate cross-talk noise is' discussed. Using this methodology, a low-cross-talk sensitive preamplifier circuit with a 5.9 GHz bandwidth and a 59-dB Omega gain has been developed and integrated into a single-chip receiver IC.
引用
收藏
页码:2148 / 2153
页数:6
相关论文
共 8 条
[1]  
[Anonymous], ISSCC FEBR
[2]  
GRAY PR, 1984, ANAL DESIGN ANALOG I, pCH3
[3]  
KURISU M, 1996, ISSCC, P122
[4]  
PERSONIK SD, 1997, P IEEE, V65, P1670
[5]  
SODA M, 1992, ISSCC, P100
[6]  
SODA M, 1997, S VLSI TECHN, P69
[7]  
TANABE A, 1995, IEICE T ELECTRON, VE78C, P267
[8]  
TANABE A, 1996, S VLSI, P134