High-κ gate dielectrics:: Current status and materials properties considerations

被引:5379
作者
Wilk, GD [1 ]
Wallace, RM
Anthony, JM
机构
[1] Agere Syst, Elect Device Res Lab, Murray Hill, NJ 07974 USA
[2] Univ N Texas, Dept Mat Sci, Denton, TX 76203 USA
[3] Univ S Florida, Ctr Microelect Res, Tampa, FL 33620 USA
[4] Bell Labs, Lucent Technol, Murray Hill, NJ 07974 USA
关键词
D O I
10.1063/1.1361065
中图分类号
O59 [应用物理学];
学科分类号
摘要
Many materials systems are currently under consideration as potential replacements for SiO2 as the gate dielectric material for sub-0.1 mum complementary metal-oxide-semiconductor (CMOS) technology. A systematic consideration of the required properties of gate dielectrics indicates that the key guidelines for selecting an alternative gate dielectric are (a) permittivity, band gap, and band alignment to silicon, (b) thermodynamic stability, (c) film morphology, (d) interface quality, (e) compatibility with the current or expected materials to be used in processing for CMOS devices, (f) process compatibility, and (g) reliability. Many dielectrics appear favorable in some of these areas, but very few materials are promising with respect to all of these guidelines. A review of current work and literature in the area of alternate gate dielectrics is given. Based on reported results and fundamental considerations, the pseudobinary materials systems offer large flexibility and show the most promise toward successful integration into the expected processing conditions for future CMOS technologies, especially due to their tendency to form at interfaces with Si (e.g. silicates). These pseudobinary systems also thereby enable the use of other high-kappa materials by serving as an interfacial high-kappa layer. While work is ongoing, much research is still required, as it is clear that any material which is to replace SiO2 as the gate dielectric faces a formidable challenge. The requirements for process integration compatibility are remarkably demanding, and any serious candidates will emerge only through continued, intensive investigation. (C) 2001 American Institute of Physics.
引用
收藏
页码:5243 / 5275
页数:33
相关论文
共 180 条
[21]   80 nm poly-silicon gated n-FETs with ultra-thin Al2O3 gate dielectric for ULSI applications [J].
Buchanan, DA ;
Gusev, EP ;
Cartier, E ;
Okorn-Schmidt, H ;
Rim, K ;
Gribelyuk, MA ;
Mocuta, A ;
Ajmera, A ;
Copel, M ;
Guha, S ;
Bojarczuk, N ;
Callegari, A ;
D'Emic, C ;
Kozlowski, P ;
Chan, K ;
Fleming, RJ ;
Jamison, PC ;
Brown, J ;
Arndt, R .
INTERNATIONAL ELECTRON DEVICES MEETING 2000, TECHNICAL DIGEST, 2000, :223-226
[22]  
Byoung Hun Lee, 1999, International Electron Devices Meeting 1999. Technical Digest (Cat. No.99CH36318), P133, DOI 10.1109/IEDM.1999.823863
[23]   MOSFET transistors fabricated with high permitivity TiO2 dielectrics [J].
Campbell, SA ;
Gilmer, DC ;
Wang, XC ;
Hsieh, MT ;
Kim, HS ;
Gladfelter, WL ;
Yan, JH .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1997, 44 (01) :104-109
[24]   Boron diffusion and penetration in ultrathin oxide with poly-Si gate [J].
Cao, M ;
Voorde, PV ;
Cox, M ;
Greene, W .
IEEE ELECTRON DEVICE LETTERS, 1998, 19 (08) :291-293
[25]   Yttrium silicate formation on silicon: Effect of silicon preoxidation and nitridation on interface reaction kinetics [J].
Chambers, JJ ;
Parsons, GN .
APPLIED PHYSICS LETTERS, 2000, 77 (15) :2385-2387
[26]   Tantalum pentoxide (Ta2O5) thin films for advanced dielectric applications [J].
Chaneliere, C ;
Autran, JL ;
Devine, RAB ;
Balland, B .
MATERIALS SCIENCE & ENGINEERING R-REPORTS, 1998, 22 (06) :269-322
[27]   CMOS Metal Replacement Gate Transistors using tantalum pentoxide gate insulator [J].
Chatterjee, A ;
Chapman, RA ;
Joyner, K ;
Otobe, M ;
Hattangady, S ;
Bevan, M ;
Brown, GA ;
Yang, H ;
He, Q ;
Rogers, D ;
Fang, SJ ;
Kraft, R ;
Rotondaro, ALP ;
Terry, M ;
Brennan, K ;
Aur, SW ;
Hu, JC ;
Tsai, HL ;
Jones, P ;
Wilk, G ;
Aoki, M ;
Rodder, M ;
Chen, IC .
INTERNATIONAL ELECTRON DEVICES MEETING 1998 - TECHNICAL DIGEST, 1998, :777-780
[28]   A transistor performance figure-of-merit including the effect of gate resistance and its application to scaling to sub-0.25-μm CMOS logic technologies [J].
Chatterjee, A ;
Rodder, M ;
Chen, IC .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1998, 45 (06) :1246-1252
[29]   30nm physical gate length CMOS transistors with 1.0 ps n-MOS and 1.7 ps p-MOS gate delays [J].
Chau, R ;
Kavalieros, J ;
Roberds, B ;
Schenker, R ;
Lionberger, D ;
Barlage, D ;
Doyle, B ;
Arghavani, R ;
Murthy, A ;
Dewey, G .
INTERNATIONAL ELECTRON DEVICES MEETING 2000, TECHNICAL DIGEST, 2000, :45-48
[30]   The impact of high-κ gate dielectrics and metal gate electrodes on sub-100 nm MOSFET's [J].
Cheng, BH ;
Cao, M ;
Rao, R ;
Inani, A ;
Voorde, PV ;
Greene, WM ;
Stork, JMC ;
Yu, ZP ;
Zeitzoff, PM ;
Woo, JCS .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1999, 46 (07) :1537-1544