Combining ordered best-first search with branch and bound for exact BDD minimization

被引:20
作者
Ebendt, R [1 ]
Günther, W
Drechsler, R
机构
[1] Univ Bremen, Inst Comp Sci, D-28359 Bremen, Germany
[2] Infineon Technol, Dept CL DAT DF V, D-81730 Munich, Germany
关键词
A* algorithm; binary decision diagram (BDD); best-first search; branch and bound (B&B); logic synthesis; pass transistor logic;
D O I
10.1109/TCAD.2005.852053
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Reduced-ordered binary decision diagrams (BDDs) are a data structure for efficient representation and manipulation of Boolean functions. They are frequently used in logic synthesis. The size of BDDs depend on a chosen variable ordering, i.e., the size may vary from linear to exponential, and the problem of improving the variable ordering is known to be NP-complete. In this paper, a new exact BDD minimization algorithm called A(stute) is presented. Here, ordered best-first search, i.e., the A* algorithm, is combined with a classical branch-and-bound (B&B) algorithm. A* operates on a state space large parts of which are pruned by a best-first strategy expanding only the most promising states. Combining A* with B&B allows to avoid unnecessary computations and to save memory. Experimental results demonstrate the efficiency of our approach.
引用
收藏
页码:1515 / 1529
页数:15
相关论文
共 25 条
[1]  
Aho A.V., 1974, The Design and Analysis of Computer Algorithms
[2]  
[Anonymous], DAC
[3]   Improving the variable ordering of OBDDs is NP-complete [J].
Bollig, B ;
Wegener, I .
IEEE TRANSACTIONS ON COMPUTERS, 1996, 45 (09) :993-1002
[4]  
BRYANT RE, 1986, IEEE T COMPUT, V35, P677, DOI 10.1109/TC.1986.1676819
[5]  
Buch P, 1997, 1997 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN - DIGEST OF TECHNICAL PAPERS, P663, DOI 10.1109/ICCAD.1997.643609
[6]  
*COLL BENCHM LAB, 1993, 1993 LGSYNTH BENCHM
[7]   NETWORK-BASED HEURISTICS FOR CONSTRAINT-SATISFACTION PROBLEMS [J].
DECHTER, R ;
PEARL, J .
ARTIFICIAL INTELLIGENCE, 1987, 34 (01) :1-38
[8]   Fast exact minimization of BDD's [J].
Drechsler, R ;
Drechsler, N ;
Günther, W .
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2000, 19 (03) :384-389
[9]   An improved branch and bound algorithm for exact BDD minimization [J].
Ebendt, R ;
Günther, W ;
Drechsler, R .
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2003, 22 (12) :1657-1663
[10]   Symbolic algorithms for layout-oriented synthesis of pass transistor logic circuits [J].
Ferrandi, F ;
Macii, A ;
Macii, E ;
Poncino, M ;
Scarsi, R ;
Somenzi, F .
1998 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN: DIGEST OF TECHNICAL PAPERS, 1998, :235-241