Deuterium post-metal annealing of MOSFET's for improved hot carrier reliability

被引:75
作者
Kizilyalli, IC [1 ]
Lyding, JW [1 ]
Hess, K [1 ]
机构
[1] UNIV ILLINOIS,BECKMAN INST,URBANA,IL 61801
关键词
D O I
10.1109/55.556087
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Low-temperature post-metallization anneals in hydrogen ambients are critical to CMOS fabrication technologies in reducing Si/SiO2 interface trap charge densities by hydrogen passivation. In this letter we show that the hot carrier reliability (lifetime) of NMOS transistors can be increased by an order of magnitude when wafers are annealed in a deuterium ambient. This phenomenon can be understood as a kinetic isotope effect. The chemical reaction rates involving the heavier isotopes are reduced, and consequently, under hot electron stress, bonds to deuterium are more difficult to break than bonds to protium (H). However, the static chemical bonding (i.e., binding energies and excited states) is evidently the same for both hydrogen and deuterium. We measure identical transistor function after hydrogen and deuterium treatment before hot electron dynamics and resultant damage. Therefore, deuterium and hydrogen post-metal anneal processes are compatible with each other in semiconductor manufacturing. SIMS analysis proves that at typical anneal temperatures (400-450 degrees C), deuterium diffuses rapidly through the interlevel oxides and accumulates at Si/SiO2 interfaces. Transistor speed versus reliability trade-off in CMOS device design is discussed in light of the findings of this study.
引用
收藏
页码:81 / 83
页数:3
相关论文
共 14 条
  • [1] ADAMS AC, 1983, VLSI TECHNOLOGY
  • [2] AVOURIS P, COMMUNICATION
  • [3] AVOURIS P, IN PRESS BREAKING IN
  • [4] PASSIVATION AND DEPASSIVATION OF SILICON DANGLING BONDS AT THE SI/SIO2 INTERFACE BY ATOMIC-HYDROGEN
    CARTIER, E
    STATHIS, JH
    BUCHANAN, DA
    [J]. APPLIED PHYSICS LETTERS, 1993, 63 (11) : 1510 - 1512
  • [5] FOWLER AB, 1974, Patent No. 3849204
  • [6] HIGH-PERFORMANCE 3.3- AND 5-V 0.5-MU-M CMOS TECHNOLOGY FOR ASICS
    KIZILYALLI, IC
    THOMA, MJ
    LYTLE, SA
    MARTIN, EP
    SINGH, R
    VITKAVAGE, SC
    BECHTOLD, PF
    KEARNEY, JW
    RAMBAUD, MM
    TWIFORD, MS
    COCHRAN, WT
    FENSTERMAKER, LR
    FREYMAN, R
    SUN, WS
    DUNCAN, A
    [J]. IEEE TRANSACTIONS ON SEMICONDUCTOR MANUFACTURING, 1995, 8 (04) : 440 - 448
  • [7] KIZILYALLI IC, 1996, IEEE CICC, P31
  • [8] Reduction of hot electron degradation in metal oxide semiconductor transistors by deuterium processing
    Lyding, JW
    Hess, K
    Kizilyalli, IC
    [J]. APPLIED PHYSICS LETTERS, 1996, 68 (18) : 2526 - 2528
  • [9] NANOSCALE PATTERNING AND OXIDATION OF H-PASSIVATED SI(100)-2X1 SURFACES WITH AN ULTRAHIGH-VACUUM SCANNING TUNNELING MICROSCOPE
    LYDING, JW
    SHEN, TC
    HUBACEK, JS
    TUCKER, JR
    ABELN, GC
    [J]. APPLIED PHYSICS LETTERS, 1994, 64 (15) : 2010 - 2012
  • [10] Pimbley J. M., 1989, Advanced CMOS Process Technology (VLSI Electronics Microstructure Science), V19