Non-uniform bipolar conduction in single finger NMOS transistors and implications for deep submicron ESD design

被引:23
作者
Oh, KH [1 ]
Duvvury, C [1 ]
Salling, C [1 ]
Banerjee, K [1 ]
Dutton, RW [1 ]
机构
[1] Stanford Univ, Ctr Integrated Syst, Stanford, CA 94305 USA
来源
39TH ANNUAL PROCEEDINGS: INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM 2001 | 2001年
关键词
D O I
10.1109/RELPHY.2001.922906
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper presents a detailed study of the non-uniform bipolar conduction phenomenon in single finger NMOS transistors and analyses its implications for deep submicron ESD design. It is shown that the uniformity of lateral bipolar triggering is severely degraded with device width (W) in advanced technologies with silicided diffusions and low resistance substrates, and that this effect can only be improved up to a maximum W by increasing the substrate bias. Additionally, the concept of intrinsic second breakdown strength is introduced, which is substrate bias independent and represents the maximum achievable breakdown current for a given technology.
引用
收藏
页码:226 / 234
页数:9
相关论文
共 12 条
[1]  
Amerasekera A, 1995, INTERNATIONAL ELECTRON DEVICES MEETING, 1995 - IEDM TECHNICAL DIGEST, P547, DOI 10.1109/IEDM.1995.499280
[2]  
AMERASEKERA A, 1999, IRPS, P159
[3]  
CHOI CH, 1998, SISPAD P, P304
[4]   BIPOLAR-TRANSISTOR MODELING OF AVALANCHE GENERATION FOR COMPUTER CIRCUIT SIMULATION [J].
DUTTON, RW .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1975, ED22 (06) :334-338
[5]  
DUVVURY C, 2000, EOS ESD S P
[6]  
GUPTA V, 1998, EOS ESD S P, P161
[7]  
NOTERMANS G, 1999, IRPS, P154
[8]   IMPROVING THE ESD FAILURE THRESHOLD OF SILICIDED N-MOS OUTPUT TRANSISTORS BY ENSURING UNIFORM CURRENT FLOW [J].
POLGREEN, TL ;
CHATTERJEE, A .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1992, 39 (02) :379-388
[9]  
RUSS C, 1998, EOS ESD S, P177
[10]  
SALLING C, 2001 EOS ESD S