共 28 条
[1]
ALPERT CJ, 1997, P IEEE ACM DES AUT C, P588
[2]
Bakoglu H., 1990, CIRCUITS INTERCONNEC
[3]
CHEN HM, 1999, P IEEE INT C COMP AI, P354
[4]
CHU CCN, 1997, P INT S PHYS DES, P192
[6]
Relaxed simulated tempering for VLSI floorplan designs
[J].
PROCEEDINGS OF ASP-DAC '99: ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE 1999,
1999,
:13-16
[7]
Interconnect delay estimation models for synthesis and design planning
[J].
PROCEEDINGS OF ASP-DAC '99: ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE 1999,
1999,
:97-100
[8]
CONG J, 1999, P INT C COMP AID DES, P358
[9]
CONG J, 1998, P 35 DES AUT C JUN, P356
[10]
CONG J, 1997, FRONTIERS SEMICONDUC