DC link capacitor voltage balancing in a three-phase diode clamped inverter controlled by a direct space vector of line-to-line voltages

被引:64
作者
Bouhali, O. [1 ]
Francois, B.
Berkouk, E. M.
Saudemont, C.
机构
[1] Jijel Univ, Jijel 18250, Algeria
[2] Ecole Cent Lille, F-59651 Lille, France
[3] ENP, Badi 16200, Algeria
[4] Ecole Hautes Etud Ingn, F-59046 Lille, France
关键词
balancing space-vector modulation; diode clamped inverters; direct pulsewidth modulation; multilevel converters;
D O I
10.1109/TPEL.2007.904174
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this paper, the direct modulation strategy of a three-level inverter with self stabilization of the dc link voltage is extended to a five-level inverter. Therefore, a new modeling and control strategy of a five-level three-phase diode-clamped inverter (DCI) is presented. The obtained modeling shows that modulated multilevel voltages are obtained by combination of eight different three-level functions, which are called modulation functions. Therefore, a space-vector scheme without using a Park transform is explained. Based on this algorithm, the location of the reference voltage vector can be easily determined. Then, the voltage vectors are selected to generate corresponding levels and simultaneously their durations are calculated. More over, the redundancies of different switch configurations for the generation of intermediate voltages are used to limit the deviation of capacitor voltages. Experimental results are given to illustrate the proposed control strategy of the three-phase three-level diode clamped inverter. Then, obtained results for a five-level three-phase DCI with the extended version of the control strategy are presented to show the good performances of the proposed balancing modulation.
引用
收藏
页码:1636 / 1648
页数:13
相关论文
共 17 条
[1]   Modeling and design of a neutral-point voltage regulator for a three-level diode-clamped inverter using multiple-carrier modulation [J].
Bendre, Ashish ;
Venkataramanan, Giri ;
Rosene, Don ;
Srinivasan, Vijay .
IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 2006, 53 (03) :718-726
[2]  
Bouhali O, 2004, PROCEEDINGS OF THE IEEE-ISIE 2004, VOLS 1 AND 2, P947
[3]   Direct generalized modulation of electrical conversions including self stabilization of the DC-link for a single phase multilevel inverter based AC grid interface [J].
Bouhali, O ;
Berkouk, EM ;
Francois, B ;
Saudemont, C .
PESC 04: 2004 IEEE 35TH ANNUAL POWER ELECTRONICS SPECIALISTS CONFERENCE, VOLS 1-6, CONFERENCE PROCEEDINGS, 2004, :1385-1391
[4]  
Bouhali O., 2006, IECON 2006. 32nd Annual Conference on IEEE Industrial Electronics (IEEE Cat. No. 06CH37763), P4291, DOI 10.1109/IECON.2006.347316
[5]   Control of cascaded multilevel inverters [J].
Corzine, KA ;
Wielebski, MW ;
Peng, FZ ;
Wang, J .
IEEE TRANSACTIONS ON POWER ELECTRONICS, 2004, 19 (03) :732-738
[6]  
FRANCOIS B, 2002, P 10 INT POW EL MOT
[7]   Fundamental characteristics of five-level double converters with adjustable DC voltages for induction motor drives [J].
Ishida, T ;
Matsuse, K ;
Miyamoto, T ;
Sasagawa, K ;
Huang, LP .
IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 2002, 49 (04) :775-782
[8]   An improved carrier-based SVPWM method using leg voltage redundancies in generalized cascaded multilevel inverter topology [J].
Kang, DW ;
Lee, YH ;
Suh, BS ;
Choi, CH ;
Hyun, DS .
IEEE TRANSACTIONS ON POWER ELECTRONICS, 2003, 18 (01) :180-187
[9]   An efficient multilevel-synthesis approach and its application to a 27-level inverter [J].
Kang, FS ;
Park, SJ ;
Lee, MH ;
Kim, CU .
IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 2005, 52 (06) :1600-1606
[10]   A 3-D generalized direct PWM algorithm for multilevel converters [J].
Dai, Ning-Yi ;
Wong, Man-Chung ;
Chen, Yuan-Hua ;
Han, Ying-Duo .
IEEE Power Electronics Letters, 2005, 3 (03) :85-88