Trench isolation at 300 nm active pitch using x-ray lithography

被引:1
作者
Perera, AH
Thompson, M
Hector, S
Iyer, S
Azrak, MJ
Zavala, M
机构
[1] Motorola Inc., Adv. Prod. R. and D. Laboratory, MD: K-10, Austin
来源
JOURNAL OF VACUUM SCIENCE & TECHNOLOGY B | 1996年 / 14卷 / 06期
关键词
D O I
10.1116/1.589043
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A nanofabrication technology providing device isolation at an active pitch of 300 nm has been developed using x-ray lithography for pattern definition. The isolation scheme uses oxide filled trenches etched into the silicon substrate, which are 300-350 nm deep and have a 150 nm minimum width. Chemical mechanical polishing is utilized to achieve global planarization. The superior diode leakage and gate oxide (t(OX)=55 Angstrom) performance, excellent metal-oxide-semiconductor field effect transistor characteristics, and robust latch-up behavior demonstrated by this trench isolation technology, present it as a key enabler for continued scaling of semiconductor technologies. The experimental data presented predicts that with careful attention to process integration, trench isolation can be scaled well into the sub-0.25 mu m size scale. (C) 1996 American Vacuum Society.
引用
收藏
页码:4314 / 4317
页数:4
相关论文
共 9 条
[1]  
Davari B., 1988, International Electron Devices Meeting. Technical Digest (IEEE Cat. No.88CH2528-8), P92, DOI 10.1109/IEDM.1988.32759
[2]  
FUSE G, 1987, IEDM, P732
[3]  
ISHIMARU K, 1994, IEEE JAP S VLSI TECH
[4]   RESOLUTION LIMITS AND PROCESS LATITUDE OF X-RAY MASK FABRICATION [J].
MCCORD, MA ;
WAGNER, A ;
DONOHUE, T .
JOURNAL OF VACUUM SCIENCE & TECHNOLOGY B, 1993, 11 (06) :2958-2963
[5]  
PFIESTER J, 1993, IEEE JAP S VLSI TECH
[6]  
POON S, 1983, IEEE BIP BICMOS CIRC, P45
[7]  
ROTH S, 1992, IEEE ELECT DEVICE LE, V11, P1085
[8]  
Rung R. D., 1984, International Electron Devices Meeting. Technical Digest (Cat. No. 84CH2099-0), P574
[9]  
WEST JP, 1993, SPIE S MICR P