Instruction level power analysis and optimization of software

被引:98
作者
Tiwari, V [1 ]
Malik, S [1 ]
Wolfe, A [1 ]
Lee, MTC [1 ]
机构
[1] FUJITSU LABS AMER INC,SANTA CLARA,CA 95054
来源
JOURNAL OF VLSI SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY | 1996年 / 13卷 / 2-3期
关键词
D O I
10.1007/BF01130407
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
The increasing popularity of power constrained mobile computers and embedded computing applications drives the need for analyzing and optimizing power in all the components of a system. Software constitutes a major component of today's systems, and its role is projected to grow even further. Thus, an ever increasing portion of the functionality of today's systems is in the form of instructions, as opposed to gates. This motivates the need for analyzing power consumption from the point of view of instructions-something that traditional circuit and gate level power analysis tools are inadequate for. This paper describes an alternative, measurement based instruction level power analysis approach that provides an accurate and practical way of quantifying the power cost of software. This technique has been applied to three commercial, architecturally different processors. The salient results of these analyses are summarized. Instruction level analysis of a processor helps in the development of models for power consumption of software executing on that processor. The power models for the subject processors are described and interesting observations resulting from the comparison of these models are highlighted. The ability to evaluate software in terms of power consumption makes it feasible to search for low power implementations of given programs. In addition, it can guide the development of general tools and techniques for low power software. Several ideas in this regard as motivated by the power analysis of the subject processors are also described.
引用
收藏
页码:223 / 238
页数:16
相关论文
共 29 条
[1]   Precomputation-based sequential logic optimization for low power [J].
Alidina, Mazhar ;
Monteiro, Jose ;
Devadas, Srinivas ;
Ghosh, Abhijit ;
Papaefthymiou, Marios .
IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 1994, 2 (04) :426-436
[2]  
Benini L., 1995, Proceedings. 1995 International Symposium on Low Power Design, P21, DOI 10.1145/224081.224086
[3]  
Correale A. Jr., 1995, Proceedings. 1995 International Symposium on Low Power Design, P75, DOI 10.1145/224081.224095
[4]  
FRASER CW, 1991, SIGPLAN NOTICES, V26, P29, DOI 10.1145/122616.122621
[5]  
*FUJ MICR INC, 1994, SPARCLITE EMBEDDED P
[6]  
*FUJ MICR INC, 1993, SPARCLITE EMB PROC U
[7]  
GARY S, 1994, IEEE DESIGN TEST WIN, P14
[8]  
Huang C. X., 1995, Proceedings. 1995 International Symposium on Low Power Design, P105, DOI 10.1145/224081.224100
[9]  
*INT CORP, 1992, 1486 MICR HARDW REF
[10]  
LANDMAN P, 1994, P INT WORKSH LOW POW, P165