ISA Wars: Understanding the Relevance of ISA being RISC or CISC to Performance, Power, and Energy on Modern Architectures

被引:22
作者
Blem, Emily [1 ]
Menon, Jaikrishnan [2 ]
Vijayaraghavan, Thiruvengadam [2 ]
Sankaralingam, Karthikeyan [2 ]
机构
[1] Univ Wisconsin, Madison, WI 53706 USA
[2] Univ Wisconsin, Dept Comp Sci, Madison, WI 53706 USA
来源
ACM TRANSACTIONS ON COMPUTER SYSTEMS | 2015年 / 33卷 / 01期
关键词
Design; Measurement; Performance; Power; energy efficiency; technology scaling;
D O I
10.1145/2699682
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
RISC versus CISC wars raged in the 1980s when chip area and processor design complexity were the primary constraints and desktops and servers exclusively dominated the computing landscape. Today, energy and power are the primary design constraints and the computing landscape is significantly different: Growth in tablets and smartphones running ARM (a RISC ISA) is surpassing that of desktops and laptops running x86 (a CISC ISA). Furthermore, the traditionally low-power ARM ISA is entering the high-performance server market, while the traditionally high-performance x86 ISA is entering the mobile low-power device market. Thus, the question of whether ISA plays an intrinsic role in performance or energy efficiency is becoming important again, and we seek to answer this question through a detailed measurement-based study on real hardware running real applications. We analyze measurements on seven platforms spanning three ISAs (MIPS, ARM, and x86) over workloads spanning mobile, desktop, and server computing. Our methodical investigation demonstrates the role of ISA in modern microprocessors' performance and energy efficiency. We find that ARM, MIPS, and x86 processors are simply engineering design points optimized for different levels of performance, and there is nothing fundamentally more energy efficient in one ISA class or the other. The ISA being RISC or CISC seems irrelevant.
引用
收藏
页数:34
相关论文
共 22 条
  • [1] Baron M., 2010, MICROPROCESSOR REPOR
  • [2] Bhandarkar D., 1997, Computer Architecture News, V25, P1, DOI 10.1145/250015.250016
  • [3] BHANDARKAR D, 1991, SIGPLAN NOTICES, V26, P310, DOI 10.1145/106973.107003
  • [4] Binkert Nathan, 2011, Computer Architecture News, V39, P1, DOI 10.1145/2024716.2024718
  • [5] Bircher WL, 2008, ICS'08: PROCEEDINGS OF THE 2008 ACM INTERNATIONAL CONFERENCE ON SUPERCOMPUTING, P327
  • [6] Blem E, 2013, INT S HIGH PERF COMP, P1, DOI 10.1109/HPCA.2013.6522302
  • [7] An infrastructure for adaptive dynamic optimization
    Bruening, D
    Garnett, T
    Amarasinghe, S
    [J]. CGO 2003: INTERNATIONAL SYMPOSIUM ON CODE GENERATION AND OPTIMIZATION, 2003, : 265 - 275
  • [8] INSTRUCTION SETS AND BEYOND - COMPUTERS, COMPLEXITY, AND CONTROVERSY
    COLWELL, RP
    HITCHCOCK, CY
    JENSEN, ED
    SPRUNT, HMB
    KOLLAR, CP
    [J]. COMPUTER, 1985, 18 (09) : 8 - 19
  • [9] de Kruijf M, 2010, CONF PROC INT SYMP C, P497, DOI 10.1145/1816038.1816026
  • [10] Esmaeilzadeh H, 2012, ASPLOS XVII: SEVENTEENTH INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS, P301