CMOS technology characterization for analog and RF design

被引:151
作者
Razavi, B [1 ]
机构
[1] Univ Calif Los Angeles, Dept Elect Engn, Los Angeles, CA 90095 USA
关键词
analog circuits; device noise; mismatch; MOS devices; RF circuits; technology characterization;
D O I
10.1109/4.748177
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The design of analog and radio-frequency (RF) circuits in CMOS technology becomes increasingly more difficult as device modeling faces new challenges in deep submicrometer processes and emerging circuit applications. The sophisticated set of characteristics used to represent today's "digital" technologies often proves inadequate for analog and RF design, mandating many additional measurements and iterations to arrive at an acceptable solution. This paper describes a set of characterization vehicles that can be employed to quantify the analog behavior of active and passive devices in CMOS processes, in particular, properties that are not modeled accurately by SPICE parameters. Test structures and circuits are introduced for measuring speed, noise, linearity, loss, matching, and de characteristics.
引用
收藏
页码:268 / 276
页数:9
相关论文
共 26 条
[1]   HIGH-FREQUENCY NOISE MEASUREMENTS ON FETS WITH SMALL DIMENSIONS [J].
ABIDI, AA .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1986, 33 (11) :1801-1805
[2]  
BROOKS TL, 1994, ISSCC, P248
[3]  
Castello R., 1998, 1998 Symposium on VLSI Circuits. Digest of Technical Papers (Cat. No.98CH36215), P34, DOI 10.1109/VLSIC.1998.687994
[4]  
Dobberpuhl D. W., 1997, Proceedings. Seventeenth Conference on Advanced Research in VLSI (Cat. No.97TB100149), P2, DOI 10.1109/ARVLSI.1997.634842
[5]   DESIGN OF PLANAR RECTANGULAR MICROELECTRONIC INDUCTORS [J].
GREENHOUSE, HM .
IEEE TRANSACTIONS ON PARTS HYBRIDS AND PACKAGING, 1974, PH10 (02) :101-109
[6]   High-Q capacitors implemented in a CMOS process for low-power wireless applications [J].
Hung, CM ;
Ho, YC ;
Wu, IC ;
O, K .
IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES, 1998, 46 (05) :505-511
[7]  
Kaya C., 1988, International Electron Devices Meeting. Technical Digest (IEEE Cat. No.88CH2528-8), P782, DOI 10.1109/IEDM.1988.32928
[8]   Parasitic resistance in an MOS transistor used as on-chip decoupling capacitance [J].
Larsson, P .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1997, 32 (04) :574-576
[9]   A 1.9 GHz low-voltage silicon bipolar receiver front-end for wireless personal communications systems [J].
Long, JR ;
Copeland, MA .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1995, 30 (12) :1438-1448
[10]   MODELING AND OPTIMIZATION OF MONOLITHIC POLYCRYSTALLINE SILICON RESISTORS [J].
LU, NCC ;
GERZBERG, L ;
LU, CY ;
MEINDL, JD .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1981, 28 (07) :818-830