Capacitor voltage balance for the Neutral-Point-Clamped converter using the virtual space vector concept with optimized spectral performance

被引：131

作者：

Monge, Sergio Busquets ^{[1
]}

Somavilla, Sergio

Bordonau, Josep

Boroyevich, Dushan

机构：

[1] Tech Univ Catalonia, Dept Elect Engn, Barcelona 08028, Spain

[2] SECE SA, Barcelona 08038, Spain

[3] Virginia Polytech Inst & State Univ, Bradley Dept Elect & Comp Engn, Blacksburg, VA 24061 USA

来源：

IEEE TRANSACTIONS ON POWER ELECTRONICS | 2007年 / 22卷 / 04期

关键词：

multilevel; neutral-point voltage balancing; pulsewidth modulation (PWM); space vector modulation; three-level three-phase neutral-point-clamped (NPQ direct; current-alternating current (dc-ac) converter; virtual vectors;

D O I：

10.1109/TPEL.2007.900547

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

This paper presents a new pulsewidth modulation (PWM) for the complete control of the neutral-point voltage in the three-level three-phase neutral-point-clamped (NPC) direct current-alternating current (de-ac) converter. The balancing of the neutral-point voltage is achieved over the full range of converter output voltages and for all load power factors with the minimum output voltage distortion at around the switching frequency. The simple phase duty-ratio expressions in d-q-0 coordinates that define this modulation are presented. The performance of this modulation approach and its benefits over other previously proposed solutions are verified through simulation and experiments.

引用

页码：1128 / 1135

页数：8

共 17 条

[1]

[Anonymous], IEEE LETT POWER ELEC

[2]

Bordonau J, 1997, IEEE POWER ELECTRON, P942, DOI 10.1109/PESC.1997.616837

[3]

BUSQUETSMONGE S, 2006, P IEEE POW EL SPEC C, P1297

[4]

BUSQUETSMONGE S, 2006, P IEEE IND EL SOC C

[5]

BUSQUETSMONGE S, 2004, IEEE POWER ELECT LET, V2, P24

[6] A comprehensive study of neutral-point voltage balancing problem in three-level neutral-point-clamped voltage source PWM inverters [J].

Celanovic, N ;

Boroyevich, D .

IEEE TRANSACTIONS ON POWER ELECTRONICS, 2000, 15 (02) :242-249

[7]

Cosan M., 1996, P VPEC SEM, P123

[8]

DEMAS L, 2002, P IEEE IND EL SOC C, V1, P828

[9]

Lee DH, 1998, IEEE POWER ELECTRON, P193, DOI 10.1109/PESC.1998.701899

[10] Optimized space vector switching sequences for multilevel inverters [J].

McGrath, BP ;

Holmes, DG ;

Lipo, T .

IEEE TRANSACTIONS ON POWER ELECTRONICS, 2003, 18 (06) :1293-1301

← 1 2 →