共 6 条
[1]
HELM M, 1993, S VLSI TECH, P65
[2]
A 2.9μm2 embedded SRAM cell with Co-salicide direct-strap technology for 0.18μm high performance CMOS logic
[J].
INTERNATIONAL ELECTRON DEVICES MEETING - 1997, TECHNICAL DIGEST,
1997,
:847-850
[3]
SAMBONSUGI Y, 1998, S VLSI TECH, P62
[4]
SILBERMAN J, 1998, ISSCC, P230
[5]
TAKAO Y, 1997, S VLSI TECH, P11
[6]
WOO M, 1998, S VLSI TECH, P12