A novel 6T-SRAM cell technology designed with rectangular patterns scalable beyond 0.18 μm generation and desirable for ultra high speed operation

被引:26
作者
Ishida, M [1 ]
Kawakami, T [1 ]
Tsuji, A [1 ]
Kawamoto, N [1 ]
Motoyoshi, M [1 ]
Ouchi, N [1 ]
机构
[1] Sony Corp, Syst LSI Div, Atsugi, Kanagawa 2430014, Japan
来源
INTERNATIONAL ELECTRON DEVICES MEETING 1998 - TECHNICAL DIGEST | 1998年
关键词
D O I
10.1109/IEDM.1998.746322
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A novel 6T-SRAM cell layout designed with rectangular patterns has been developed. Employing this layout, 4.13 mu m(2) and 5.33 mu m(2) cells with word transistor width of 0.25 mu m and 0.75 mu m are obtained, respectively, based on the 0.20 mu m rule. Among the various layouts of 6T-SRAM cells, this layout. provides minimum cell size and the smallest bit line capacitance with word transistor width over 0.75 mu m for the ultra high speed operation. It is also demonstrated quantitatively that the optimized SRAM cell layout for high speed use is different from that for low power use. The cell layout proposed also provides the excellent scalability beyond 0.18 mu m generation due to its highly simplified pattern design.
引用
收藏
页码:201 / 204
页数:4
相关论文
共 6 条
[1]  
HELM M, 1993, S VLSI TECH, P65
[2]   A 2.9μm2 embedded SRAM cell with Co-salicide direct-strap technology for 0.18μm high performance CMOS logic [J].
Noda, K ;
Matsui, K ;
Inoue, K ;
Itani, T ;
Iwasaki, H ;
Urabe, K ;
Miyamoto, H ;
Tokashiki, G ;
Kawamoto, H ;
Satoh, M ;
Yoshida, K ;
Kishimoto, K ;
Koyanagi, K ;
Tanigawa, T .
INTERNATIONAL ELECTRON DEVICES MEETING - 1997, TECHNICAL DIGEST, 1997, :847-850
[3]  
SAMBONSUGI Y, 1998, S VLSI TECH, P62
[4]  
SILBERMAN J, 1998, ISSCC, P230
[5]  
TAKAO Y, 1997, S VLSI TECH, P11
[6]  
WOO M, 1998, S VLSI TECH, P12