Three-dimensional simulation of the dependence of the programming window of SOI nanocrystal memories on the channel width

被引:12
作者
Fiori, G [1 ]
Iannaccone, G
Molas, G
De Salvo, B
机构
[1] Univ Pisa, Dipartimento Ingn Informaz, I-56122 Pisa, Italy
[2] Commissariat Energie Atom, Lab Elect Technol & Instrumentat, F-38054 Grenoble, France
关键词
nonvolatile memories (NVMs); programming window; silicon-on-insulator (SOI) technology; silicon nanocrystals;
D O I
10.1109/TNANO.2005.846966
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this paper, we present an approach based on three-dimensional simulations for the investigation of the dependence of the programming window of silicon-on-insulator (SOI) nanocrystal memories on the width of the silicon channel. Recent experiments show that the threshold voltage shift after programming increases with decreasing channel width. By evaluating the consequences of possible assumptions on the charge stored in the nanocrystals, we show that such behavior can be consistently explained by the preferential injection of electrons, during the program operation, through the oxide near the edges of the channel. As a consequence, charge is mostly stored in the dots close to the edges and, therefore, is more and more effective as the channel width is decreased. Experiments and simulations on SOI nanocrystal memories show support of our interpretation with respect to different proposed mechanisms.
引用
收藏
页码:326 / 330
页数:5
相关论文
共 14 条
[1]   Random dopant induced threshold voltage lowering and fluctuations in sub-0.1 μm MOSFET's:: A 3-D "atomistic" simulation study [J].
Asenov, A .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1998, 45 (12) :2505-2513
[2]  
Blau P.M., 1972, Social Science Research, V1, P1
[3]  
Compagnoni CM, 2003, 2003 IEEE INTERNATIONAL ELECTRON DEVICES MEETING, TECHNICAL DIGEST, P549
[4]   DETERMINATION OF TUNNELING PARAMETERS IN ULTRA-THIN OXIDE LAYER POLY-SI/SIO2/SI STRUCTURES [J].
DEPAS, M ;
VERMEIRE, B ;
MERTENS, PW ;
VANMEIRHAEGHE, RL ;
HEYNS, MM .
SOLID-STATE ELECTRONICS, 1995, 38 (08) :1465-1471
[5]   A silicon single-electron transistor memory operating at room temperature [J].
Guo, LJ ;
Leobandung, E ;
Chou, SY .
SCIENCE, 1997, 275 (5300) :649-651
[6]   Emission lifetime of polarizable charge stored in nano-crystalline Si based single-electron memory [J].
Hinds, BJ ;
Yamanaka, T ;
Oda, S .
JOURNAL OF APPLIED PHYSICS, 2001, 90 (12) :6402-6408
[7]  
Inkson J., 1984, MANY BODY THEORY SOL, P265
[8]   Single electron effects and structural effects in ultrascaled silicon nanocrystal floating-gate memories [J].
Molas, G ;
De Salvo, B ;
Ghibaudo, G ;
Mariolle, D ;
Toffoli, A ;
Buffet, N ;
Puglisi, R ;
Lombardo, S ;
Deleonibus, S .
IEEE TRANSACTIONS ON NANOTECHNOLOGY, 2004, 3 (01) :42-48
[9]  
Saitoh M, 2002, INTERNATIONAL ELECTRON DEVICES 2002 MEETING, TECHNICAL DIGEST, P181, DOI 10.1109/IEDM.2002.1175808
[10]  
TAUR Y, 1998, FUNDAMENTAL MODERN V, P26