Heuristic PAC model for hybrid MTO and MTS production environment

被引:46
作者
Chang, SH
Pai, PF
Yuan, KJ
Wang, BC
Li, RK
机构
[1] Ming Hsin Univ Sci & Technol, Dept Ind Engn & Management, Hsinchu 304, Taiwan
[2] Da Yeh Univ, Dept Ind Engn, Changhua 51505, Taiwan
[3] Natl Chiao Tung Univ, Dept Ind Engn & Management, Hsinchu 300, Taiwan
关键词
wafer fabrication make-to-stock; make-to-order; production activity control; theory of constraints;
D O I
10.1016/S0925-5273(03)00121-X
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
Two distinct types of semiconductor plants in Taiwan are integrated device manufacturing (IDM) plants and foundry plants. Most IDM plants are make-to-stock (MTS) operations, focusing on throughput and machine utilization. However, foundry plants are make-to-order (MTO) operations, focusing on due date and cycle time. Besides the challenge of different process technology, the mode of hybrid operation (a combination of MTO and MTS operations) is also a formidable task for these plants. This study develops a heuristic production activity control model to achieve the two different criteria in a hybrid wafer production environment. (C) 2003 Elsevier B.V. All rights reserved.
引用
收藏
页码:347 / 358
页数:12
相关论文
共 32 条
[1]   Combining make to order and make to stock [J].
Adan, IJBF ;
van der Wal, J .
OR SPEKTRUM, 1998, 20 (02) :73-81
[2]  
[Anonymous], HAYSTACK SYNDROME
[3]   LOAD-ORIENTED MANUFACTURING CONTROL JUST-IN-TIME PRODUCTION FOR JOB SHOPS [J].
BECHTE, W .
PRODUCTION PLANNING & CONTROL, 1994, 5 (03) :292-307
[4]   THEORY AND PRACTICE OF LOAD-ORIENTED MANUFACTURING CONTROL [J].
BECHTE, W .
INTERNATIONAL JOURNAL OF PRODUCTION RESEARCH, 1988, 26 (03) :375-395
[5]  
BECHTE W, 1988, 23 ANN APICS C P FAL, P148
[6]   A STATE-OF-THE-ART SURVEY OF DISPATCHING RULES FOR MANUFACTURING JOB SHOP OPERATIONS [J].
BLACKSTONE, JH ;
PHILLIPS, DT ;
HOGG, GL .
INTERNATIONAL JOURNAL OF PRODUCTION RESEARCH, 1982, 20 (01) :27-45
[7]   PERFORMANCE ANALYSIS TECHNIQUES FOR IC MANUFACTURING LINES [J].
BURMAN, DY ;
GURROLAGAL, FJ ;
NOZARI, A ;
SATHAYE, S ;
SITARIK, JP .
AT&T TECHNICAL JOURNAL, 1986, 65 (04) :46-57
[8]  
CHANG SH, 2001, J CHINESE I IND ENG, V18, P59
[9]  
CHUNG SH, 1997, IEEE T COMPON PACK T, V20, P278
[10]   CLOSED-LOOP JOB RELEASE CONTROL FOR VLSI CIRCUIT MANUFACTURING [J].
GLASSEY, CR ;
RESENDE, MGC .
IEEE TRANSACTIONS ON SEMICONDUCTOR MANUFACTURING, 1988, 1 (01) :36-46