Device degradation during low temperature ECR-CVD. Part II: GaAs/AlGaAs HBTs

被引:12
作者
Lee, JW [1 ]
MacKenzie, KD
Johnson, D
Shul, RJ
Pearton, SJ
Abernathy, CR
Ren, F
机构
[1] Plasma Therm Inc, St Petersburg, FL 33716 USA
[2] Sandia Natl Labs, Albuquerque, NM 87185 USA
[3] Univ Florida, Dept Mat Sci & Engn, Gainesville, FL 32611 USA
[4] Univ Florida, Dept Chem Engn, Gainesville, FL 32611 USA
基金
美国能源部;
关键词
D O I
10.1016/S0038-1101(98)00117-8
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
GaAs/AlGaAs heterojunction bipolar transistors were coated with thin (< 200 Angstrom) SiNx or SiO2 layers using electron cyclotron resonance chemical vapor deposition.The process variables were deposition temperature (25-120 degrees C), source power (150-700 W), SiH4 percentage (20-50%), process pressure (15-40 mTorr) and additional Ar flow rate (0-20 sccm). HBT de parameters were least degraded at high SiH4 percentages in all the plasma chemistries investigated (SiH4/NH3, SiH4/N-2, SiH4/N2O), at moderate source powers (200-500 W), at pressures around 15 mTorr, and at zero Ar flow rates. Deposition temperature had a significant effect only for the SiH4/NH3 chemistry, where hydrogen passivation was more efficient at temperatures above 100 degrees C. (C) 1998 Elsevier Science Ltd. All rights reserved.
引用
收藏
页码:1021 / 1025
页数:5
相关论文
共 34 条
[31]   Effects of graded superlattice on endpoint detection for low damage heterojunction bipolar transistor etching [J].
Thomas, S ;
Chen, HH ;
Pang, SW .
JOURNAL OF VACUUM SCIENCE & TECHNOLOGY B, 1997, 15 (03) :681-686
[32]   New planarisation process for low current, high-speed InP/InGaAs heterojunction bipolar transistors [J].
Willen, B ;
Mokhtari, M ;
Westergren, U .
ELECTRONICS LETTERS, 1996, 32 (03) :266-267
[33]   High f(max) InP double heterojunction bipolar transistors with chirped InGaAs/InP superlattice base-collector junction grown by CBE [J].
Yang, KH ;
Munns, GO ;
Haddad, I .
IEEE ELECTRON DEVICE LETTERS, 1997, 18 (11) :553-555
[34]   HBT devices and circuits for signal and data processing [J].
Yu, R ;
Beccue, S ;
Chang, MF ;
Nary, K ;
Nubling, R ;
Pedrotti, K ;
Pierson, R ;
Runge, K ;
Sheng, NH ;
Thomas, P ;
Zampardi, P ;
Wang, KC .
SOLID-STATE ELECTRONICS, 1997, 41 (10) :1419-1431