An approach to automatic development of interlocking logic based on Statechart

被引:27
作者
Chen, Xiangxian [2 ]
He, Yulin [1 ]
Huang, Hai [2 ]
机构
[1] Zhejiang Insigma Rail Transportat Engn Co LTD, Syst Dev Ctr, Hangzhou 310007, Zhejiang, Peoples R China
[2] Zhejiang Univ, Dept Instrumental Engn, Hangzhou 310027, Zhejiang, Peoples R China
关键词
interlocking; component-based model; statechart; formal verification; high-speed railway; railway signalling systems; railway integrated information systems; RAILWAY INTERLOCKING; SYSTEMS;
D O I
10.1080/17517575.2011.575475
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
A computer-based interlocking system (CIS) is a kind of safety-critical system widely applied in the signalling industry today. The relay logic is always used to describe the interlocking logic in CIS. Normally, all of the interlocking logic is designed by experienced signalling engineers manually, which leads to low efficiency and high cost. This article proposes a new logic design approach. In this new approach, a component-based model is used to represent the topology of the station layout, and statecharts are used to describe the interlocking logic. Then the statecharts description is transformed to the relay logic. The entire procedure of interlocking logic development can be finished automatically, and a software toolkit is implemented according to this approach. The introduction of statecharts also makes the formal verification of interlocking logic possible, which can guarantee the generated logic correction.
引用
收藏
页码:273 / 286
页数:14
相关论文
共 18 条
[1]   Geographical Versus Functional Modelling by Statecharts of Interlocking Systems [J].
Banci, Michele ;
Fantechi, Alessandro .
ELECTRONIC NOTES IN THEORETICAL COMPUTER SCIENCE, 2005, 133 :3-19
[2]   SIMULATING AND ANALYZING RAILWAY INTERLOCKINGS IN EXSPECT [J].
BASTEN, T ;
BOL, R ;
VOORHOEVE, M .
IEEE PARALLEL & DISTRIBUTED TECHNOLOGY, 1995, 3 (03) :50-62
[3]  
Cimatti A., 1998, Formal Aspects of Computing, V10, P361, DOI 10.1007/s001650050022
[4]  
Hansen K. M., 1994, NORD SEM DEP COMP SY, P83
[5]   STATECHARTS - A VISUAL FORMALISM FOR COMPLEX-SYSTEMS [J].
HAREL, D .
SCIENCE OF COMPUTER PROGRAMMING, 1987, 8 (03) :231-&
[6]   Verification of a safety-critical railway interlocking system with real-time constraints [J].
Hartonas-Garmhausen, V ;
Campos, S ;
Cimatti, A ;
Clarke, E ;
Giunchiglia, F .
SCIENCE OF COMPUTER PROGRAMMING, 2000, 36 (01) :53-64
[7]   Computer simulation and modeling in railway applications [J].
Ho, TK ;
Mao, BH ;
Yuan, ZZ ;
Liu, HD ;
Fung, YF .
COMPUTER PHYSICS COMMUNICATIONS, 2002, 143 (01) :1-10
[8]  
Janota A., 2000, PERIOD POLYTECH, V28, P39
[9]   Automated Verification of Signalling Principles in Railway Interlocking Systems [J].
Kanso, Karim ;
Moller, Faron ;
Setzer, Anton .
ELECTRONIC NOTES IN THEORETICAL COMPUTER SCIENCE, 2009, 250 (02) :19-31
[10]   Automated synthesis of Ladder automation circuits based on state-diagrams [J].
Manesis, S ;
Akantziotis, K .
ADVANCES IN ENGINEERING SOFTWARE, 2005, 36 (04) :225-233