Board level drop test and simulation of TFBGA packages for telecommunication applications

被引:114
作者
Tee, TY [1 ]
Ng, HS [1 ]
Lim, CT [1 ]
Pek, E [1 ]
Zhong, ZW [1 ]
机构
[1] STMicroelect, Singapore 319521, Singapore
来源
53RD ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, 2003 PROCEEDINGS | 2003年
关键词
D O I
10.1109/ECTC.2003.1216266
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
Reliability performance of IC packages during drop impact is critical, especially for handheld, electronic products. Currently, there is no detailed test standard in the industry to advise on the procedures for board level drop test, nor there is any model that provides good correlation with experimental measurements of acceleration and impact life. In this paper, detailed drop tests and simulations are performed on TFBGA (Thin-profile Fine-pitch BGA) and VFBGA (Very-thin-profile Fine-pitch BGA) packages at board level using testing procedures developed in-house. The packages are susceptible to solder joint failures, induced by a combination of PCB bending and mechanical shock during impact. The critical solder ball is observed to occur at the outermost corner solder joint, and fails along the solder and PCB. pad interface. Various testing parameters are studied experimentally and analytically, to understand the effects of drop height, drop orientation, number of PCB mounting screws to fixture, position of component on board, PCB bending, solder material, and etc. Drop height, felt thickness, and contact conditions are used to fine-tune the shape and level of shock pulse required. Board level drop test can be better controlled, compared with system or product level test such as impact of mobile phone, which sometimes has rather unpredictable results due to higher complexity and variations in drop orientation. At the same time, dynamic simulation is performed to compare with experimental results. The model established has close values of peak acceleration and impact duration as measured in actual drop test. The failure mode and critical solder ball location predicted by modeling correlate well with testing. For the first time, an accurate life prediction model is proposed for board level drop test to estimate the number of drops to failure for a package. For the correlation cases studied, the maximum normal peeling stresses of critical solder joints correlate well with the mean impact lives measured during the drop test. The uncertainty of impact life prediction is within 4 drops, for a typical test of 50 drops. With this new model, a failure-free state can be determined, and drop test performance of new package design can be quantified, and further enhanced through modeling. This quantitative approach is different from traditional qualitative modeling, as it provides both accurate relative and absolute impact life prediction. The relative performance of package may be different under board level drop test and thermal cycling test. Different design guidelines should be considered, depending on application and area of concern.
引用
收藏
页码:121 / 129
页数:9
相关论文
共 14 条
[1]  
Darveaux R, 1997, DESIGN & RELIABILITY OF SOLDERS AND SOLDER INTERCONNECTIONS, P213
[2]  
DARVEAUX R, 2000, 50 ECTC C P 2000
[3]  
*JEDEC, 2001, JEDEC STAND JESD22 B
[4]   Investigating the drop impact of portable electronic products [J].
Lim, CT ;
Low, YJ .
52ND ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, 2002 PROCEEDINGS, 2002, :1270-1274
[5]  
SOGO T, 2001, ICEP C P JAP, P369
[6]   Board level solder joint reliability modeling and testing of TFBGA packages for telecommunication applications [J].
Tee, TY ;
Ng, HS ;
Yap, D ;
Baraton, X ;
Zhong, ZW .
MICROELECTRONICS RELIABILITY, 2003, 43 (07) :1117-1123
[7]  
Tee TY, 2002, ELEC COMP C, P985, DOI 10.1109/ECTC.2002.1008221
[8]  
TEE TY, 2002, 4 ASEAN ANSYS C P SI
[9]  
TEE TY, 2003, ICEP C JAP APR 2003
[10]  
TEE TY, 2002, ICEP C P JAP, P491