Very high performance 40nm CMOS with ultra-thin nitride/oxynitride stack gate dielectric and pre-doped dual poly-Si gate electrodes

被引:10
作者
Xiang, Q [1 ]
Jeon, J [1 ]
Sachdey, P [1 ]
Yu, B [1 ]
Saraswat, KC [1 ]
Lin, MR [1 ]
机构
[1] Adv Micro Devices Inc, Technol Dev Grp, Sunnyvale, CA 94088 USA
来源
INTERNATIONAL ELECTRON DEVICES MEETING 2000, TECHNICAL DIGEST | 2000年
关键词
D O I
10.1109/IEDM.2000.904453
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this work, we report very high performance CMOS devices with 40nm physical gate length, 12A (EOT) nitride/oxynitride (N/O) stack gate dielectrics, and dual pre-doped poly-Si gate electrodes. The strong boron penetration resistance of the high quality NIO stack gate dielectric allows pre-doped poly gates not only for NMOS, but also for PMOS, to minimize poly depletion and improve performance. At room temperature and power supply Vdd of 1.5V, drive currents of 1.12mA/um for NMOS and 545uA/um for PMOS are achieved at off-state leakage Idoff of both devices on the order of 20nA/um. At low temperature of -50C and proper forward body biases, those devices showed drive currents of 1.4mA/um (@ 20nA/um Idoff) for NMOS and 620uA/um (@ 20nA/um Idoff) for PMOS. These represent the highest 40nm CMOS performance figures reported to date.
引用
收藏
页码:860 / 862
页数:3
相关论文
共 3 条
[1]  
Onai T., 1999, International Electron Devices Meeting 1999. Technical Digest (Cat. No.99CH36318), P937, DOI 10.1109/IEDM.1999.824304
[2]   Ultra thin (<20Å) CVD Si3N4 gate dielectric for deep-sub-micron CMOS devices [J].
Song, SC ;
Luan, HF ;
Chen, YY ;
Gardner, M ;
Fulford, J ;
Allen, M ;
Kwong, DL .
INTERNATIONAL ELECTRON DEVICES MEETING 1998 - TECHNICAL DIGEST, 1998, :373-376
[3]   25 nm CMOS design considerations [J].
Taur, Y ;
Wann, CH ;
Frank, DJ .
INTERNATIONAL ELECTRON DEVICES MEETING 1998 - TECHNICAL DIGEST, 1998, :789-792