Wires on demand:: Run-time communication synthesis for reconfigurable computing

被引:12
作者
Athanas, P. [1 ]
Bowen, J. [1 ]
Dunham, T. [1 ]
Patterson, C. [1 ]
Rice, J. [1 ]
Shelburne, M. [1 ]
Suris, J. [1 ]
Bucciero, M. [2 ]
Graf, J. [2 ]
机构
[1] Virginia Tech, Dept Elect & Comp Engn, Configurable Comp Lab, Blacksburg, VA 24061 USA
[2] Luna Innovat Secure Comp & Commun Grp, Dayton 24016, OH USA
来源
2007 INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE LOGIC AND APPLICATIONS, PROCEEDINGS, VOLS 1 AND 2 | 2007年
关键词
D O I
10.1109/FPL.2007.4380705
中图分类号
TP31 [计算机软件];
学科分类号
081202 ; 0835 ;
摘要
In systems typified by software defined radio, existing flows for run-time FPGA reconfiguration limit resource efficiency when constructing a variety of datapaths. Our approach allocates a sandbox region in which modules from a library can be flexibly placed and interconnected. An efficient run-time framework makes use of lightweight placement and routing techniques to respond on-demand to application requests. Compile time tools automate the task of adding interface wrappers to modules, insulating the designer from reconfiguration details.
引用
收藏
页码:513 / 516
页数:4
相关论文
共 8 条
[1]  
CARRUTHERS C, 1996, P CAN WORKSH FIELD P, P91
[2]  
GREENE J, 1990, DAC 90, P567
[3]  
GUCCIONE SA, 1999, P FPL99 GLASG UK, P215
[4]  
GUCIONE SA, 1999, 2 ANN C MIL AER APPL
[5]   Combined run-time area allocation and long line re-routing for reconfigurable computing [J].
Jasiunas, MD .
2003 IEEE INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY (FPT), PROCEEDINGS, 2003, :407-410
[6]  
PINTO A, 2002, P DES AUT C 2002 DAC
[7]  
WALDER H, 2003, INT PAR DISTR PROC S
[8]  
*XIL INC, 2004, 2 FLOWS PART REC MOD