Packaging the blue Gene/L supercomputer

被引:27
作者
Coteus, P
Bickford, HR
Cipolla, TM
Crumley, PG
Gara, A
Hall, SA
Kopcsay, GV
Lanzetta, AP
Mok, LS
Rand, R
Swetz, R
Takken, T
La Rocca, P
Marroquin, C
Germann, PR
Jeanson, MJ
机构
[1] IBM Corp, Div Res, Thomas J Watson Res Ctr, Yorktown Hts, NY 10598 USA
[2] IBM Corp, Engn & Technol Serv, Rochester, MN 55901 USA
关键词
D O I
10.1147/rd.492.0213
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
As 1999 ended, IBM announced its intention to construct a onepetaflop) supercomputer. The construction of this system was based on a cellular architecture-the use of relatively small but powerful building blocks used together in sufficient quantities to construct large systems. The first step on the road to a petaflop machine (one quadrillion floating-point operations in a second) is the Blue Gene((R))/L supercomputer. Blue Gene/L combines a low-power processor with a highly parallel architecture to achieve unparalleled computing performance per unit volume. Implementing the Blue Gene/L packaging involved trading off considerations of cost, power, cooling, signaling, electromagnetic radiation, mechanics, component selection, cabling, reliability, service strategy, risk, and schedule. This pal)er describes how; 1,024 dual-processor compute application-specific integrated circuits (ASICs) are packaged in a scalable rack, and how racks are combined and augmented with host computers and remote storage. The Blue Gene/L interconnect, power, cooling, and controls systems are described individually and as part of the synergistic whole.
引用
收藏
页码:213 / 248
页数:36
相关论文
共 8 条
[1]  
ADIGA NR, 2002, P ACM IEEE C SUP, P1
[2]   Blue Gene: A vision for protein science using a petaflop supercomputer [J].
Allen, F ;
Almasi, G ;
Andreoni, W ;
Beece, D ;
Berne, BJ ;
Bright, A ;
Brunheroto, J ;
Cascaval, C ;
Castanos, J ;
Coteus, P ;
Crumley, P ;
Curioni, A ;
Denneau, M ;
Donath, W ;
Eleftheriou, M ;
Fitch, B ;
Fleischer, B ;
Georgiou, CJ ;
Germain, R ;
Giampapa, M ;
Gresh, D ;
Gupta, M ;
Haring, R ;
Ho, H ;
Hochschild, P ;
Hummel, S ;
Jonas, T ;
Lieber, D ;
Martyna, G ;
Maturu, K ;
Moreira, J ;
Newns, D ;
Newton, M ;
Philhower, R ;
Picunko, T ;
Pitera, J ;
Pitman, M ;
Rand, R ;
Royyuru, A ;
Salapura, V ;
Sanomiya, A ;
Shah, R ;
Sham, Y ;
Singh, S ;
Snir, M ;
Suits, F ;
Swetz, R ;
Swope, WC ;
Vishnumurthy, N ;
Ward, TJC .
IBM SYSTEMS JOURNAL, 2001, 40 (02) :310-327
[3]   Blue Gene/L compute chip: Synthesis, timing, and physical design [J].
Bright, AA ;
Haring, RA ;
Dombrowa, MB ;
Ohmacht, M ;
Hoenicke, D ;
Singh, S ;
Marcella, JA ;
Lembach, RF ;
Douskey, SM ;
Ellavsky, MR ;
Zoellin, CG ;
Gara, A .
IBM JOURNAL OF RESEARCH AND DEVELOPMENT, 2005, 49 (2-3) :277-287
[4]   Reliability, availability, and serviceability (RAS) of the IBM eServer z990 [J].
Fair, ML ;
Conklin, CR ;
Swaney, SB ;
Meaney, PJ ;
Clarke, WJ ;
Alves, LC ;
Modi, IN ;
Freier, F ;
Fischer, W ;
Weber, NE .
IBM JOURNAL OF RESEARCH AND DEVELOPMENT, 2004, 48 (3-4) :519-534
[5]  
Hoerner SF, 1965, FLUID DYNAMIC DRAG P
[6]  
Incropera F. P., 1996, FUNDAMENTALS HEAT MA
[7]   A power, packaging, and cooling overview of the IBM eServer z900 [J].
Singh, P ;
Ahladas, SJ ;
Becker, WD ;
Bosco, FE ;
Corrado, JP ;
Goth, GF ;
Iruvanti, S ;
Nobile, MA ;
Notohardjono, BD ;
Quick, JH ;
Seminaro, EJ ;
Soohoo, KM ;
Wu, C .
IBM JOURNAL OF RESEARCH AND DEVELOPMENT, 2002, 46 (06) :711-738
[8]   First- and second-level packaging of the z990 processor cage [J].
Winkel, TM ;
Becker, WD ;
Harrer, H ;
Pross, H ;
Kaller, D ;
Garben, B ;
Chamberlin, BJ ;
Kuppinger, SA .
IBM JOURNAL OF RESEARCH AND DEVELOPMENT, 2004, 48 (3-4) :379-394