Electrochemical process for advanced package fabrication

被引:38
作者
Krongelb, S [1 ]
Romankiw, LT [1 ]
Tornello, JA [1 ]
机构
[1] IBM Corp, Thomas J Watson Res Ctr, Div Res, Yorktown Heights, NY 10598 USA
关键词
D O I
10.1147/rd.425.0575
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Interconnections for high-end applications are essentially low-resistance transmission-line structures with precisely controlled cross-sectional shapes and dimensions. The relatively thick copper conductors-typically 6 mu m or more-combined with the stringent control required on the 10-20-mu m-wide cross sections stretches the capabilities of the subtractive etch and lift-off processes that are typically used in semiconductor fabrication to pattern evaporated and sputtered metal films. Electroplating through a photoresist mask, which has proven itself to be a highly effective, precision manufacturing process for thin-film magnetic recording heads, is, however, capable of meeting and far exceeding the requirements of package fabrication. This paper describes the fabrication of a package structure that integrates traditional dry-process technologies with electrolytic copper plating to form the conductors, polyimide backfill and planarization steps to form the dielectric, and electroless deposition to selectively clad the copper lines to prevent adverse reaction of the copper with water generated during the polyimide cure. The discussion highlights salient issues which are pertinent to the compatibility of the individual process steps and to the extension of the technology to more demanding packaging structures and to other applications.
引用
收藏
页码:575 / 585
页数:11
相关论文
共 21 条
[1]  
ACOSTA RE, 1995, ECS P, P508
[2]  
ANDRICACOS PC, 1994, ADV ELECTROCHEMICAL, P230
[3]  
Becker E. W., 1986, Microelectronic Engineering, V4, P35, DOI 10.1016/0167-9317(86)90004-3
[4]   COMPUTATION OF CURRENT DISTRIBUTION IN ELECTRODEPOSITION, A REVIEW [J].
DUKOVIC, JO .
IBM JOURNAL OF RESEARCH AND DEVELOPMENT, 1990, 34 (05) :693-705
[5]  
ELLSWORTH MJ, 1996, P EIA CPMT 46 EL COM, P821
[6]   THE MINIATURIZATION TECHNOLOGIES - PAST, PRESENT, AND FUTURE [J].
FRAZIER, AB ;
WARRINGTON, RO ;
FRIEDRICH, C .
IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 1995, 42 (05) :423-430
[7]  
Kim Y.-H., 1987, J. Adhes.Sci. Technol, V1, P331, DOI [10.1163/156856187X00337, DOI 10.1163/156856187X00337]
[8]  
KRONGELB S, 1990, P SPIE MICROELECTRON, V1389, P249
[9]   Ultraviolet depth lithography and galvanoforming for micromachining [J].
Lochel, B ;
Maciossek, A ;
Quenzer, HJ ;
Wagner, B .
JOURNAL OF THE ELECTROCHEMICAL SOCIETY, 1996, 143 (01) :237-244
[10]   THE INFLUENCE OF LITHOGRAPHIC PATTERNING ON CURRENT DISTRIBUTION - A MODEL FOR MICROFABRICATION BY ELECTRODEPOSITION [J].
MEHDIZADEH, S ;
DUKOVIC, JO ;
ANDRICACOS, PC ;
ROMANKIW, LT ;
CHEH, HY .
JOURNAL OF THE ELECTROCHEMICAL SOCIETY, 1992, 139 (01) :78-91