Robust RTL power macromodels

被引:12
作者
Bogliolo, A [1 ]
Benini, L [1 ]
机构
[1] Univ Bologna, Dept Elect & Comp Sci, I-40136 Bologna, Italy
关键词
cell-based power estimation; logic simulation; power-consumption model; switching activity;
D O I
10.1109/92.736131
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
In this paper, we propose a robust register-transfer level (RTL) power modeling methodology for functional units. Our models are consistently accurate over a wide range of input statistics, they are automatically constructed and can provide pattern-by-pattern power estimates. An additional desirable feature of our modeling methodology is the capability of accounting for the impact of technology variations, library changes and synthesis tools. Our methodology is based on the concept of node sampling, as opposed to more traditional approaches based on input sampling.
引用
收藏
页码:578 / 581
页数:4
相关论文
共 15 条
[1]  
BENINI L, 1995, POWER TIMING MODELIN, P123
[2]   Adaptive least mean square behavioral power modeling [J].
Bogliolo, A ;
Benini, L ;
DeMicheli, G .
EUROPEAN DESIGN & TEST CONFERENCE - ED&TC 97, PROCEEDINGS, 1997, :404-410
[3]   Characterization-free behavioral power modeling [J].
Bogliolo, A ;
Benini, L ;
De Micheli, G .
DESIGN, AUTOMATION AND TEST IN EUROPE, PROCEEDINGS, 1998, :767-773
[4]  
FRENCH R, 1995, P 1995 DES AUT C, P151
[5]  
GUPTA S, 1995, P DES AUT C, P365
[6]   ARCHITECTURAL POWER ANALYSIS - THE DUAL BIT TYPE METHOD [J].
LANDMAN, PE ;
RABAEY, JM .
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 1995, 3 (02) :173-187
[7]   A HIERARCHICAL COMPILED CODE EVENT-DRIVEN LOGIC SIMULATOR [J].
LEWIS, DM .
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1991, 10 (06) :726-737
[8]  
MCGEER PC, 1995, P INT C COMP AID DES, P402
[9]  
POWELL SR, 1990, VLSI SIGNAL PROCESSI, V4, P250
[10]  
QIU Q, 1997, P INT S LOW POW EL D, P125