Power efficient processor architecture and the cell processor

被引：126

作者：

Hofstee, HP

机构：

来源：

11TH INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTER ARCHITECTURE, PROCEEDINGS | 2005年

关键词：

D O I：

10.1109/HPCA.2005.26

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

This paper provides a background and rationale for some of the architecture and design decisions in the Cell processor, a processor optimized for compute-intensive and broadband rich media applications, jointly developed by Sony Group, Toshiba, and IBM.

引用

页码：258 / 262

页数：5

共 6 条

[1]

FLACHS B, 2005, IN PRESS IEEE INT SO

[2] Future microprocessors and off-chip SOP interconnect [J].

Hofstee, HP .

IEEE TRANSACTIONS ON ADVANCED PACKAGING, 2004, 27 (02) :301-303

[3] Power-constrained microprocessor design [J].

Hofstee, HP .

ICCD'2002: IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN: VLSI IN COMPUTERS AND PROCESSORS, PROCEEDINGS, 2002, :14-16

[4]

PHAM D, 2005, UNPUB IEEE INT SOL S

[5]

Pollack FJ, 1999, INT SYMP MICROARCH, P2

[6] Optimizing pipelines for power and performance [J].

Srinivasan, V ;

Brooks, D ;

Gschwind, M ;

Bose, P ;

Zyuban, V ;

Strenski, PN ;

Emma, PG .

35TH ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (MICRO-35), PROCEEDINGS, 2002, :333-344

← 1 →