FPGA prototyping of a RISC processor core for embedded applications

被引:37
作者
Gschwind, M [1 ]
Salapura, V
Maurer, D
机构
[1] IBM Corp, Div Res, TJ Watson Res Ctr, Yorktown Hts, NY 10598 USA
[2] Vienna Univ Technol, A-1060 Vienna, Austria
关键词
application-specific processors; embedded systems; field-programmable gate array (FPGA) prototyping; hardware/software codesign; processor design; processor emulation; reconfigurable processor core; target-specific HDL optimization for FPGAs;
D O I
10.1109/92.924027
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Application-specific processors offer an attractive option in the design of embedded systems by providing high performance for a specific application domain, In this work, we describe the use of a reconfigurable processor core based on an RISC architecture as starting point for application-specific processor design. By using a common base instruction set, development cost can be reduced and design space exploration is focused on the application-specific aspects of performance. An important aspect of deploying any new architecture is verification which usually requires lengthy software simulation of a design model. We show how hardware emulation based on programmable logic can be integrated into the hardware/software codesign flow While previously hardware emulation required massive investment in design effort and special purpose emulators, an emulation approach based on high-density field-programmable gate array (FPGA) devices now make hardware emulation practical and cost effective for embedded processor designs. To reduce development cost and avoid duplication of design effort, FPGA prototypes and ASIC implementations are derived from a common source. We shaw how to perform targeted optimizations to fully exploit the capabilities of the target technology while maintaining a common source base.
引用
收藏
页码:241 / 250
页数:10
相关论文
共 22 条
[1]   PROCESSOR RECONFIGURATION THROUGH INSTRUCTION-SET METAMORPHOSIS [J].
ATHANAS, PM ;
SILVERMAN, HF .
COMPUTER, 1993, 26 (03) :11-18
[2]   COMPUTER-AIDED HARDWARE-SOFTWARE CODESIGN [J].
DEMICHELI, G .
IEEE MICRO, 1994, 14 (04) :10-16
[3]  
GATELEY J, 1995, P 32 DES AUT C SAN F
[4]  
Gschwind M, 1999, HARDW SOFTW CODES, P7, DOI 10.1109/HSC.1999.777382
[5]  
GSCHWIND M, 1996, THESIS TU WIEN VIENN
[6]  
GSCHWIND M, 1995, ACM COMPUTER ARCHITE, V23, P1
[7]  
GSCHWIND M, 1996, P EUR DES AUT C EURO, P548
[8]  
GSCHWIND M, 1995, LECT NOTES COMPUTER, V975, P208
[9]   STATECHARTS - A VISUAL FORMALISM FOR COMPLEX-SYSTEMS [J].
HAREL, D .
SCIENCE OF COMPUTER PROGRAMMING, 1987, 8 (03) :231-&
[10]  
Kane G., 1992, MIPS RISC architectures