The nonvolatile cell hidden in standard CMOS logic technologies

被引:1
作者
Lovett, SJ [1 ]
机构
[1] Cypress Semicond, San Jose, CA 95134 USA
关键词
D O I
10.1109/16.918257
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
An electrically programmable cell is described which is latently available in virtually all modern CMOS logic processes. The cell consists of an n-ch and a p-ch device with their gates coupled together to form the floating gate. The element may be used to adjust circuit function, timing, zero adjust, etc.
引用
收藏
页码:1017 / 1018
页数:2
相关论文
共 4 条
[1]  
PRINCE B, 1996, SEMICONDUCTOR MEMORI
[2]  
SZE SM, 1981, PHYSICS SEMICONDUCTO
[3]  
1985, IEEE J SOLID STA SSC, V20
[4]  
1994, P IEEE 32 ANN IRPS