Image processing on high-performance RISC systems

被引:34
作者
Baglietto, P [1 ]
Maresca, M [1 ]
Migliardi, M [1 ]
Zingirian, N [1 ]
机构
[1] UNIV PADUA,DEI,PADUA,ITALY
关键词
D O I
10.1109/5.503295
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The recent progress of RISC technology has led to the feeling that a significant percentage of image processing applications, which in the past required the use of special purpose computer architectures or of ad hoc hardware, can now be implemented in software on low cost general purpose platforms. We decided to undertake the study described in this paper to understand the extent to which this feeling corresponds to reality. We selected a set of reference RISC-based systems to represent RISC technology, and identified a set of basic image processing tasks to represent the image processing domain. We measured the performance and studied the behavior of the reference systems in the execution of the basic image processing tasks by running a number of experiments based on different program organizations The results of these experiments are summarized in a table, which can be used by image processing application designers to evaluate whether RISC-based platforms are able to deliver the computing power required for a specific application. The study of the reference system behavior led us to draw the following conclusions. First, unless special programming solutions are adopted, image processing programs turn out to be extremely inefficient on RISC-based systems. This is due to the fact that present generation optimizing compilers are not able to compile image processing programs into efficient machine code. Second while computer architecture has evolved from the original flat organization toward a more complex organization, based, for example, on memory hierarchy and instruction level parallelism, the programming model upon which high-level languages (e.g., C, Pascal) are based has not evolved accordingly. As a consequence programmers are forced to adopt special programming solutions and tricks to bridge the gap between architecture and programming model to improve efficiency. Third, although processing speed has grown up much faster than memory access speed, in current generation single processor RISC systems image processing can still be considered compute-bound. As a consequence, improvements in processing speed (originated for example by a higher degree of parallelism) will yield improvements of an equal factor in applications.
引用
收藏
页码:917 / 930
页数:14
相关论文
共 45 条
[1]   DRS - A WORKSTATION-BASED DOCUMENT RECOGNITION SYSTEM FOR TEXT ENTRY [J].
AMANO, T ;
YAMASHITA, A ;
ITOH, N ;
KOBAYASHI, Y ;
KATOH, S ;
TOYOKAWA, K ;
TAKAHASHI, H .
COMPUTER, 1992, 25 (07) :67-71
[2]  
[Anonymous], MIPS R4000 MICROPROC
[3]  
ASPREY T, 1993, IEEE MICRO JUN, P22
[4]  
Ballard D.H., 1982, Computer Vision
[5]   ILL-POSED PROBLEMS IN EARLY VISION [J].
BERTERO, M ;
POGGIO, TA ;
TORRE, V .
PROCEEDINGS OF THE IEEE, 1988, 76 (08) :869-889
[6]  
*DIG EQ CORP, 1994, HARDW REF MAN
[7]  
*DIG EQ CORP, 1995, ALPH WORKST SUMM
[8]  
DIXIT D, 1991, PARALLEL COMPUT, V17, P195
[9]  
Dongarra J.J., 1993, COMPUTER BENCHMARKS
[10]  
DOWD K, 1993, HIGH PERFORMANCE COM