A 700+-mW class D design with direct battery hookup in a 90-nm process

被引:43
作者
Forejt, B [1 ]
Rentala, V [1 ]
Arteaga, JD [1 ]
Burra, G [1 ]
机构
[1] Texas Instruments Inc, Dallas, TX 75243 USA
关键词
class D amplifier; common mode rejection ratio (CMRR); efficiency; electromagnetic interference (EMI); low drop-out regulator (LDO); power supply rejection ratio (PSRR); pulse-width modulation (PWM); signal-to-noise ratio (SNR); system-on-chip (SOC); total harmonic distortion (THD); ultradeep submicron (UDSM);
D O I
10.1109/JSSC.2005.848147
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A "battery connect" compatible class D (switching) amplifier which is fully integrated in a 90-nm digital CMOS process is presented. The integration of the amplifier requires no additional masks, processing, or cost. This paper includes a brief description of the circuit techniques that enable direct battery (2.7-5.4 V) connection and allow support > 6.7 V-P2P (700 mW into 8 Omega) output swing from a 4.2-V supply using devices that operate solely with low gate voltages. The achieved SNR over an audio (20 Hz to 20 kHz) bandwidth > 98.5 dB and the total harmonic distortion (THD) is better than 0.03% at 500 mW. Efficiency is greater than 75% above 375 mW. The power supply rejection ratio, which is a crucial parameter in modules connected directly to the battery, is measured at 70 dB at 217 Hz. The area of the switching amplifier is < 0.44 mm(2), where the power devices occupy approximately 20% of the total.
引用
收藏
页码:1880 / 1887
页数:8
相关论文
共 12 条
[1]  
BALLAN H, 1995, PROCEEDINGS OF THE IEEE 1995 CUSTOM INTEGRATED CIRCUITS CONFERENCE, P559, DOI 10.1109/CICC.1995.518245
[2]   An integrated 200-W class-D audio amplifier [J].
Berkhout, M .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2003, 38 (07) :1198-1206
[3]   Class-D amplification combined with switched-mode power conditioning - The route to long battery life [J].
Grant, DA ;
Darroman, Y ;
Burrow, S .
IEEE TRANSACTIONS ON CONSUMER ELECTRONICS, 2002, 48 (03) :677-683
[4]  
Gray P. R., 1993, ANAL DESIGN ANALOG I
[5]  
JOHANSEN M, 1999, P 107 AES CONV SEP 1
[6]  
MUGGLER P, 2004, P INT S CIRC SYST MA, V1
[7]  
*NAT SEM INC, LM4861 DAT SHEET
[8]  
Neamen D., 1992, Semiconductor Physics and Devices
[9]  
NIELSEN K, 1997, P 102 AES CONV MAR 1, P1
[10]  
PHILIPS K, 1999, IEEE INT SOL STAT CI, P154