Closing the gap between ASIC and custom: An ASIC perspective

被引:24
作者
Chinnery, DG [1 ]
Keutzer, K [1 ]
机构
[1] Univ Calif Berkeley, Dept Elect Engn & Comp Sci, Berkeley, CA 94720 USA
来源
37TH DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 2000 | 2000年
关键词
ASIC; clock frequency; clock speed; comparison; custom;
D O I
10.1145/337292.337602
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
We investigate the differences in speed between application-specific integrated circuits and custom integrated circuits when each are implemented in the same process technology, with some examples in 0.25 micron CMOS. We first attempt to account for the elements that make the performance different and then examine ways in which tools and methodologies may close the performance gap between application-specific integrated circuits and custom circuits.
引用
收藏
页码:637 / 642
页数:6
相关论文
共 26 条
[1]  
*API PROD, 21264A AIP PROD
[2]  
ARCHIDE R, 2000, XTENSA APPL SPECIFIC
[3]  
BRAND A, INTEL TECHNOLOGY J
[4]  
CHANG A, 1998, THESIS MIT
[5]   Fast and exact simultaneous gate and wire sizing by Lagrangian relaxation [J].
Chen, CP ;
Chu, CCN ;
Wong, DF .
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1999, 18 (07) :1014-1025
[6]  
FISHBURN JP, P ICCAD 85, P326
[7]  
GAVRILOV S, P ICCAD 97, P658
[8]  
GONZALEZ R, 1999, HOT CHIPS, V11
[9]  
GOWAN M, P DAC 98, P726
[10]  
GRODSTEIN J, P ICCAD 95, P458