A high performance, low complexity algorithm for compile-time job scheduling in homogeneous computing environments

被引:23
作者
Hagras, T [1 ]
Janecek, J [1 ]
机构
[1] Czech Tech Univ, Dept Comp Sci & Engn, CR-16635 Prague, Czech Republic
来源
2003 INTERNATIONAL CONFERENCE ON PARALLEL PROCESSING WORKSHOPS, PROCEEDINGS | 2003年
关键词
D O I
10.1109/ICPPW.2003.1240365
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Efficient job scheduling is one of the most important and difficult issues in homogeneous computing environments. List-scheduling is generally accepted as an attractive static approach, since it pairs low complexity with good results. This paper presents a static list-scheduling algorithm with a limited number of processors. The algorithm is called Critical Nodes Parent Trees (CNPT). The aim of the algorithm is to give results comparable to or better than the current algorithms, and to achieve very low complexity. The experimental work has shown that the suggested algorithm gave comparable results in a low complexity.
引用
收藏
页码:149 / 155
页数:7
相关论文
共 17 条
[1]  
AHMED I, 1994, INT C PAR PROC, V2, P47
[2]  
Feitelson DG, 1997, LECT NOTES COMPUT SC, V1291, P1
[3]   A COMPARISON OF CLUSTERING HEURISTICS FOR SCHEDULING DIRECTED ACYCLIC GRAPHS ON MULTIPROCESSORS [J].
GERASOULIS, A ;
YANG, T .
JOURNAL OF PARALLEL AND DISTRIBUTED COMPUTING, 1992, 16 (04) :276-291
[4]   ON THE GRANULARITY AND CLUSTERING OF DIRECTED ACYCLIC TASK GRAPHS [J].
GERASOULIS, A ;
YANG, T .
IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, 1993, 4 (06) :686-701
[5]   SCHEDULING PRECEDENCE GRAPHS IN SYSTEMS WITH INTERPROCESSOR COMMUNICATION TIMES [J].
HWANG, JJ ;
CHOW, YC ;
ANGER, FD ;
LEE, CY .
SIAM JOURNAL ON COMPUTING, 1989, 18 (02) :244-257
[6]  
Kwok Y., 1998, P IPPS SPDP
[7]   Dynamic critical-path scheduling: An effective technique for allocating task graphs to multiprocessors [J].
Kwok, YK ;
Ahmad, I .
IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, 1996, 7 (05) :506-521
[8]  
LEPERE R, 2001, IPDPS
[9]   A COMPILE-TIME SCHEDULING HEURISTIC FOR INTERCONNECTION-CONSTRAINED HETEROGENEOUS PROCESSOR ARCHITECTURES [J].
SIH, GC ;
LEE, EA .
IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, 1993, 4 (02) :175-187
[10]  
SOLAR M, 2001, 4 MET INT C, P115