A 3.3 V 625 kHz switched-current multiplier

被引：16

作者：

Leenaerts, DMW

Joordens, GHM

Hegt, JA

机构：

[1] Department of Electrical Engineering, Eindhoven University of Technology

来源：

IEEE JOURNAL OF SOLID-STATE CIRCUITS | 1996年 / 31卷 / 09期

关键词：

D O I：

10.1109/4.535421

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 [电气工程]; 0809 [电子科学与技术];

摘要：

This paper presents a switched-current multiplier, designed for 3.3 V supply voltage, performing 0.625 M multiplications per second with a maximum nonlinearity of 0.94%. The die area is 100 x 75 mu m(2) in a 2.4 mu m n-well CMOS process.

引用

页码：1340 / 1343

页数：4

共 11 条

[1]

BULT K, 1986, P ESSCIRC 86 SEPT, P119

[2]

HUGHES JB, 1990, MAY P IEEE INT S CIR, P2805

[3]

A HIGH-PERFORMANCE SI MEMORY CELL [J].

LEENAERTS, DMW ;

LEEUWENBURGH, AJ ;

PERSOON, GG .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1994, 29 (11) :1404-1407

[4]

LIU SI, 1995, IEEE J SOLID-ST CIRC, V30, P1025

[5]

PIEDADE MS, 1990, P IEEE INT S CIRC SY, P2224

[6]

REITSMA HJ, 1993, THESIS EINDHOVEN U T

[7]

GENERALIZED TRANSLINEAR CIRCUIT PRINCIPLE [J].

SEEVINCK, E ;

WIEGERINK, RJ .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1991, 26 (08) :1098-1102

[8]

SHEINGOLD DH, 1974, NONLINEAR CIRCUITS H

[9]

SONG LY, 1993, THESIS U WATERLOO ON

[10]

TOUMAZOU C, 1993, IEEE CIRCUITS SYSTEM, V5

← 1 2 →