A simple snubber configuration for three-level GTO inverters

被引:5
作者
Sung, JH [1 ]
Nam, K [1 ]
机构
[1] POSTECH Univ, Dept Elect Engn, Pohang 790784, South Korea
关键词
energy recovery circuit; snubber circuit; three-level GTO inverter;
D O I
10.1109/63.750177
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A simple snubber configuration for three-level gate turn-off thyristor (GTO) inverters is proposed, The proposed snubber has a single resistor per arm for stored energy dissipation, white the conventional RLD/RCD snubber contains sis, This implies that the proposed snubber needs only one chopper circuit per arm for snubber energy recovery. This helps reduce the size, cost, and number of components. Besides the single resistor, the proposed snubber requires two less diodes per arm than the RLD/RCD snubber, Furthermore, the proposed snubber resolves the voltage imbalance problem between inner and outer GTO's without additional components. We have analyzed the proposed circuits and proven its performance through simulations and experiments.
引用
收藏
页码:246 / 257
页数:12
相关论文
共 13 条
[1]  
[Anonymous], 2012, POWER ELECT CONVERTE
[2]   A NONDISSIPATIVE SNUBBER CIRCUIT FOR HIGH-POWER GTO INVERTERS [J].
HOLTZ, J ;
SALAMA, S ;
WERNER, KH .
IEEE TRANSACTIONS ON INDUSTRY APPLICATIONS, 1989, 25 (04) :620-626
[3]  
IROKAWA S, IPEC YOKOHAMA 95, P1572
[4]  
Kassakian J., 1991, Principles of Power Electron
[5]   Efficient Snubbers for Voltage-Source GTO Inverters [J].
McMurray, William .
IEEE TRANSACTIONS ON POWER ELECTRONICS, 1987, 2 (03) :264-272
[6]  
Mohan N., 1995, POWER ELECT
[7]   A NEW NEUTRAL-POINT-CLAMPED PWM INVERTER [J].
NABAE, A ;
TAKAHASHI, I ;
AKAGI, H .
IEEE TRANSACTIONS ON INDUSTRY APPLICATIONS, 1981, 17 (05) :518-523
[8]  
OKAYAMA H, IAS ANN M 96, P174
[9]  
SUH BS, IECON 94, P651
[10]   A new snubber circuit for high efficiency and overvoltage limitation in three-level GTO inverters [J].
Suh, JH ;
Suh, BS ;
Hyun, DS .
IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 1997, 44 (02) :145-156