An Analytical Framework for Evaluating the Error Characteristics of Approximate Adders

被引:85
作者
Liu, Cong [1 ]
Han, Jie [1 ]
Lombardi, Fabrizio [2 ]
机构
[1] Univ Alberta, Dept Elect & Comp Engn, Edmonton, AB T6G 2V4, Canada
[2] Northeastern Univ, Dana Res Ctr 424, Dept Elect & Comp Engn, Boston, MA USA
关键词
Approximate computing; approximate adder; PSNR estimate; mean error distance; image processing;
D O I
10.1109/TC.2014.2317180
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
080201 [机械制造及其自动化];
摘要
Approximate adders have been considered as a potential alternative for error-tolerant applications to trade off some accuracy for gains in other circuit-based metrics, such as power, area and delay. Existing approximate adder designs have shown substantial advantages in improving many of these operational features. However, the error characteristics of the approximate adders still remain an issue that is not very well understood. A simulation-based method requires both programming efforts and a time-consuming execution for evaluating the effect of errors. This method becomes particularly expensive when dealing with various sizes and types of approximate adders. In this paper, a framework based on analytical models is proposed for evaluating the error characteristics of approximate adders. Error features such as the error rate and the mean error distance are obtained using this framework without developing functional models of the approximate adders for time-consuming simulation. As an example, the estimate of peak signal-to-noise ratios (PSNRs) in image processing is considered to show the potential application of the proposed analysis. This analytical framework provides an efficient method to evaluate various designs of approximate adders for meeting different figures of merit in error-tolerant applications.
引用
收藏
页码:1268 / 1281
页数:14
相关论文
共 21 条
[1]
[Anonymous], 2011, Design, Automation & Test in Europe, DOI DOI 10.1109/DATE.2011.5763154
[2]
[Anonymous], 2010, P ICCAD
[3]
Intelligible test techniques to support error-tolerance [J].
Breuer, MA .
13TH ASIAN TEST SYMPOSIUM, PROCEEDINGS, 2004, :386-393
[4]
Du K, 2012, DES AUT TEST EUROPE, P1257
[5]
Low-Power Digital Signal Processing Using Approximate Adders [J].
Gupta, Vaibhav ;
Mohapatra, Debabrata ;
Raghunathan, Anand ;
Roy, Kaushik .
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2013, 32 (01) :124-137
[6]
Han J., 2013, 2013 18 IEEE EUROPEA, P1, DOI [DOI 10.1109/ETS.2013.6569370, 10.1109/ETS.2013.6569370]
[7]
Soft digital signal processing [J].
Hegde, R ;
Shanbhag, NR .
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2001, 9 (06) :813-823
[8]
Hore Alain, 2010, Proceedings of the 2010 20th International Conference on Pattern Recognition (ICPR 2010), P2366, DOI 10.1109/ICPR.2010.579
[9]
Horn RA, 1990, Proceedings Symposium Applied Math, V40, P87, DOI DOI 10.1090/PSAPM/040/1059485
[10]
Huang JW, 2012, DES AUT CON, P504