A modified valley fill electronic ballast having a current source resonant inverter with improved line-current total harmonic distortion (THD), high power factor, and low lamp crest factor

被引:44
作者
Lam, John Chi Wo [1 ]
Jain, Praveen K. [1 ]
机构
[1] Queens Univ, Energy & Power Elect Appl Res Lab, Kingston, ON K7L 3N6, Canada
关键词
electronic ballast; fluorescent lamps; power factor correction (PFC);
D O I
10.1109/TIE.2007.907668
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 [计算机科学与技术];
摘要
In this paper, a modified valley fill (VF) circuit is employed to combine with a current-fed resonant inverter as a passive high power factor (PF) electronic ballast. A conventional VF circuit limits the line current to conduct when the conduction angles are: 30 degrees <= wt <= 150 degrees and 210 degrees <= wt <= 330 degrees during the line period, which results in high total harmonic distortion (THD). The modified VF circuit has the following advantage: When the capacitors are connected in parallel, the voltage across the capacitors is one-third of the peak voltage, which allows the conduction angle of the line current to be further extended to 19.5 degrees <= wt <= 160.5 degrees and 199.5 degrees <= wt <= 340.5 degrees, so that a lower THD can be achieved. The high lamp crest factor (CF) problem generated by the high ripple voltage from the modified VF circuit is improved in the proposed ballast as variable frequency control is employed to continuously regulate the lamp current. An experimental prototype is then built in the laboratory to verify the feasibility of the proposed work for a 26-W compact fluorescent lamp. The final results confirm that a PF of 0.986 and a lamp CF of 1.49 are achieved with the proposed circuit, whereas a PF of 0.96 is achieved with the conventional VF ballast.
引用
收藏
页码:1147 / 1159
页数:13
相关论文
共 27 条
[1]
Analysis and design of a novel single-stage high-power-factor electronic ballast based on integrated buck half-bridge resonant inverter [J].
Alonso, JM ;
Calleja, AJ ;
Ribas, J ;
Corominas, EL ;
Rico-Secades, M .
IEEE TRANSACTIONS ON POWER ELECTRONICS, 2004, 19 (02) :550-559
[2]
Power-mode-controlled power-factor corrector for electronic ballast [J].
Azcondo, FJ ;
Brañas, C ;
Casanueva, R ;
Bracho, S .
IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 2005, 52 (01) :56-65
[3]
Brañas C, 2002, IEEE IND ELEC, P371, DOI 10.1109/IECON.2002.1187537
[4]
Calleja AJ, 2002, IEEE IND ELEC, P1196, DOI 10.1109/IECON.2002.1185443
[5]
A novel single-stage high-power-factor electronic ballast with symmetrical topology [J].
Cheng, HL ;
Moo, CS ;
Chen, WM .
IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 2003, 50 (04) :759-766
[6]
Design of fluorescent lamp ballast with PFC using a power piezoelectric transformer [J].
Choi, SJ ;
Lee, KC ;
Cho, BH .
IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 2005, 52 (06) :1573-1581
[7]
A RESONANT INVERTER FOR ELECTRONIC BALLAST APPLICATIONS [J].
COSBY, MC ;
NELMS, RM .
IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 1994, 41 (04) :418-425
[8]
COSTA MAD, 2003, P IEEE IECON C NOV, V1, P509
[9]
Lamp improved arrangement in the half-bridge topology [J].
Costa, Marco A. Dalla ;
do Prado, Ricardo Nederson .
IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 2006, 53 (05) :1754-1756
[10]
DALAPATI S, 2004, P IEEE IECON C, P2900